Fujitsu SK-MB9EF120-002 Benutzerhandbuch - Seite 20
Blättern Sie online oder laden Sie pdf Benutzerhandbuch für Hauptplatine Fujitsu SK-MB9EF120-002 herunter. Fujitsu SK-MB9EF120-002 30 Seiten. Fcr4 family fcr4 cluster series
Seite drucken
MCU-Ports
Port
Pin
65
67
69
71
73
75
77
79
81
83
85
87
89
91
93
5.2 Debug Connector (X2)
This is an ARM-standard 20 pin JTAG connector.
Pin
Signal
1
Vsns
Target voltage reference
2
VCCt
Target power
3
nTRST
JTAG TAP reset, active low
4
GND
Ground
5
TDI
JTAG Test Data In
6
GND
Ground
7
TMS
JTAG Test Machine State
8
GND
Ground
9
TCK
JTAG TAP Clock
10
GND
Ground
11
RTCK
Return TCK (optional)
12
GND
Ground
13
TDO
JTAG Test Data Out
14
GND
Ground
15
nRESET
Target reset, active low (system reset)
16
GND
Ground
17
DBREQ
Debug Request (not used)
18
GND
Ground
19
TVcc
Debug Acknowledge (not used)
20
GND
Ground
RTCK is deactivated by default. To enable it, a 0R0 resistor (soldering jumper, see there) must be
soldered. The feature is only required for high-speed clocking.
This connector must not be used at the same time as the trace-connector.
UG-9E0010-11
SK-MB9EF120-002,-003
Connectors
Pin
Port
66
68
70
72
74
76
78
80
82
84
86
88
90
92
94
- 20 -
Port
Pin
P2_21
153
155
P2_24
157
P2_25
159
161
P1_48
163
P1_49
165
P1_50
167
P1_51
169
P1_52
171
P1_53
173
175
177
179
Description
© Fujitsu Semiconductor Europe GmbH
Pin
Port
154
P2_23
156
158
P1_39
160
162
164
P1_54
166
P1_55
168
P1_56
170
P1_57
172
P1_58
174
P1_59
176
178
180