Chrontel CH7511B Design-Handbuch - Seite 5

Blättern Sie online oder laden Sie pdf Design-Handbuch für Empfänger Chrontel CH7511B herunter. Chrontel CH7511B 16 Seiten. Edp/dp receiver

Seite drucken
Chrontel CH7511B Design-Handbuch
CHRONTEL
U1
54
SP C0
53
SP D0
51
SP C1
50
SP D1
CH 7511B
Note:
If you use SPC0/SPD0 or the AUX channel to update the CH9904 Boot ROM, the precondition is that
the MCU firmware must work properly. It is recommended that the IIC/SMBUS be used to update
CH9904, by linking the IIC/SMBUS to SPC0 and SPD0
2.5
Display Port Signal Pins
• DP0P/N, DP1P/N
These pins accept two AC-coupled differential pair signals from the Display Port transmitter.
Since the digital serial data of the CH7511B/7512B may be toggled at speeds up to 2.7 GHz, it is strongly
recommended that the connection of these video signals between the graphics controller and the CH7511B/7512B be
kept as short as possible, avoid discontinuities in the reference plane and be isolated as much as possible from the
analog outputs and analog circuitry. For optimal performance, these signals should not overlay the analog power or
analog output signals. When a signal pair has to changes layers, the ground stitching vias should be placed close to
the signal vias. A minimum of 1 to 3 stitching vias per pair of signals is recommended. Never route a trace so that it
straddles a plane split. It is recommended that 5 mils traces be used in routing these signals. There should be 7 mils
spacing between each intra pair. The length for a pair of intra differential signals should be matched within 5 mils.
The length for inter pairs should be matched within 2 inches. Bend smaller than 45 degrees should be avoided. The
AC coupling capacitors for the serial video inputs must be placed close to the GMCH, as shown in Figure 5.
CH7511
206-1000-014
Rev. 1.7
VC C3_3
VC C3_3
R1
R2
6.8 K
6.8 K
SP C0
R3
R4
SP D0
6.8 K
6.8 K
SP C1
SP D1
Figure 4: Serial Port Control
61
DP 0P
62
DP 0N
64
DP 1P
65
DP 1N
2020-07-14
VC C3_3
U2
8
1
VC C
GP 1
7
2
10K
R8
WE
GP 2
6
3
SP C
GP 3
5
4
SP D
GN D
CH 9904
CH7511B Boot Rom
JP1
SP D0
SP C0
SP C1
1
2
HE ADER 1x2
C1
0.1uF
DP 0P
C2
0.1uF
DP 0N
GMCH
C3
0.1uF
DP 1P
C4
0.1uF
DP 1N
Source
AN-B014
VC C3_3
R5
R6
R7
6.8 K
6.8 K
6.8 K
JP2
SP D1
1
2
HE ADER 1x2
5