Cypress Semiconductor CY7C1332AV25 Spezifikationsblatt

Blättern Sie online oder laden Sie pdf Spezifikationsblatt für Computer Hardware Cypress Semiconductor CY7C1332AV25 herunter. Cypress Semiconductor CY7C1332AV25 19 Seiten. Cypress 18-mbit (512k x 36/1mbit x 18) pipelined register-register late write specification sheet

Seite drucken
Features
• Fast clock speed: 250, 200 MHz
• Fast access time: 2.0, 2.25 ns
• Synchronous Pipelined Operation with Self-timed Late
Write
• Internally synchronized registered outputs eliminate
the need to control OE
• 2.5V core supply voltage
• 1.4–1.9V V
supply with V
DDQ
— Wide range HSTL I/O Levels
• Single Differential HSTL clock Input K and K
• Single WE (READ/WRITE) control pin
• Individual byte write (BWS
LOW)
• Common I/O
• Asynchronous Output Enable Input
• Programmable Impedance Output Drivers
• JTAG boundary scan for BGA packaging version
• Available in a 119-ball BGA package (CY7C1330AV25
and CY7C1332AV25)
Configuration
CY7C1330AV25 – 512K x 36
CY7C1332AV25 – 1M x 18
Logic Block Diagram
Clock
K,K
Buffer
A
x
CE
WE
BWS
x
ZZ
OE
Cypress Semiconductor Corporation
Document No: 001-07844 Rev. *A
PRELIMINARY
Pipelined Register-Register Late Write
of 0.68–0.95V
REF
) control (may be tied
[a:d]
D
Data-In REG.
CE
512Kx36
CONTROL
1Mx18
and WRITE
LOGIC
MEMORY
ARRAY
•
198 Champion Court
18-Mbit (512K x 36/1Mbit x 18)
Functional Description
The CY7C1330AV25 and CY7C1332AV25 are high perfor-
mance, Synchronous Pipelined SRAMs designed with late
write operation. These SRAMs can achieve speeds up to 250
MHz. Each memory cell consists of six transistors.
Late write feature avoids an idle cycle required during the
turnaround of the bus from a read to a write.
All synchronous inputs are gated by registers controlled by a
positive-edge-triggered Clock Input (K). The synchronous
inputs include all addresses (A), all data inputs (DQ
Enable (CE), Byte Write Selects (BWS
control (WE). Read or Write Operations can be initiated with
the chip enable pin (CE). This signal allows the user to
select/deselect the device when desired.
Power down feature is accomplished by pulling the
Synchronous signal ZZ HIGH.
Output Enable (OE) is an asynchronous input signal. OE can
be used to disable the outputs at any given time.
Four pins are used to implement JTAG test capabilities. The
JTAG circuitry is used to serially shift data to and from the
device. JTAG inputs use LVTTL/LVCMOS levels to shift data
during this testing mode of operation.
(2stage)
Q
512Kx36
1Mx18
,
•
San Jose
CA 95134-1709
CY7C1330AV25
CY7C1332AV25
[a:d]
), and read-write
[a:d]
DQ
x
DQ
A
BWS
X
X
X = 18:0
X = a, b, c, d
X = a, b, c, d
X = 19:0
X = a, b
X = a, b
•
408-943-2600
Revised September 20, 2006
), Chip
X
[+] Feedback