HP 124708-001 1850 Manual de introducción

Navegue en línea o descargue pdf Manual de introducción para Escritorio HP 124708-001 1850. HP 124708-001 1850 22 páginas. System memory troubleshooting best practices for hp proliant servers
También para HP 124708-001 1850: Manual de solución de problemas (18 páginas)

Imprimir página

HP 124708-001 1850 Manual de introducción

The Intel

processor roadmap for industry-

standard servers

technology brief, 10

Abstract ..............................................................................................................................................2

Introduction .........................................................................................................................................2

Intel processor architecture and microarchitectures ...................................................................................2

NetBurst

Hyper-pipeline and clock frequency ....................................................................................................5

Hyper-Threading Technology..............................................................................................................7

NetBurst microarchitecture on 90nm silicon process technology .............................................................9

Two-core technology .......................................................................................................................11

Intel Core™ microarchitecture ..............................................................................................................12

Processors......................................................................................................................................12

Xeon two-core processors ................................................................................................................12

Xeon four-core processors ................................................................................................................13

Intel

Integrated memory controller............................................................................................................15

Intel

Three-level cache hierarchy ..............................................................................................................17

Intel

Dynamic Power Management...........................................................................................................19

Performance comparisons....................................................................................................................20

TPC-C performance .........................................................................................................................20

SPEC performance ..........................................................................................................................20

Conclusion ........................................................................................................................................21

For more information ..........................................................................................................................22

Call to action .....................................................................................................................................22

Edition

microarchitecture ...................................................................................................................5

Extended hyper-pipeline...............................................................................................................10

SSE3 instructions.........................................................................................................................10

64-bit extensions -Intel 64 ..........................................................................................................10

Enhanced SpeedStep® Technology ...............................................................................................14

Intel Virtualization® Technology....................................................................................................15

Microarchitecture Nehalem .........................................................................................................15

QuickPath Technology ............................................................................................................16

Hyper-Threading Technology ...................................................................................................18

Turbo Boost Technology ..........................................................................................................18