Cypress Semiconductor CY7C1334H Hoja de especificaciones - Página 3

Navegue en línea o descargue pdf Hoja de especificaciones para Hardware informático Cypress Semiconductor CY7C1334H. Cypress Semiconductor CY7C1334H 14 páginas. 2-mbit (64k x 32) pipelined sram with nobl architecture

Imprimir página

Pin Definitions

Name
I/O
A0, A1, A
Input-
Synchronous
BW
Input-
[A:D]
Synchronous
WE
Input-
Synchronous
ADV/LD
Input-
Synchronous
CLK
Input-Clock
CE
Input-
1
Synchronous
CE
Input-
2
Synchronous
CE
Input-
3
Synchronous
OE
Input-
Asynchronous
CEN
Input-
Synchronous
ZZ
Input-
Asynchronous
DQs
I/O-
Synchronous
MODE
Input
Strap pin
V
Power Supply
DD
V
I/O Power
DDQ
Supply
V
Ground
SS
V
I/O Ground
SSQ
NC
Document #: 38-05678 Rev. *B
Address Inputs used to select one of the 64K address locations. Sampled at the rising edge
of the CLK. A
are fed to the two-bit burst counter.
[1:0]
Byte Write Inputs, active LOW. Qualified with WE to conduct writes to the SRAM. Sampled
on the rising edge of CLK.
Write Enable Input, active LOW. Sampled on the rising edge of CLK if CEN is active LOW.
This signal must be asserted LOW to initiate a Write sequence.
Advance/Load Input. Used to advance the on-chip address counter or load a new address.
When HIGH (and CEN is asserted LOW) the internal burst counter is advanced. When LOW, a
new address can be loaded into the device for an access. After being deselected, ADV/LD
should be driven LOW in order to load a new address.
Clock Input. Used to capture all synchronous inputs to the device. CLK is qualified with CEN.
CLK is only recognized if CEN is active LOW.
Chip Enable 1 Input, active LOW. Sampled on the rising edge of CLK. Used in conjunction
with CE
and CE
to select/deselect the device.
2
3
Chip Enable 2 Input, active HIGH. Sampled on the rising edge of CLK. Used in conjunction
with CE
and CE
to select/deselect the device.
1
3
Chip Enable 3 Input, active LOW. Sampled on the rising edge of CLK. Used in conjunction
with CE
and CE
to select/deselect the device.
1
2
Output Enable, asynchronous input, active LOW. Combined with the synchronous logic
block inside the device to control the direction of the I/O pins. When LOW, the I/O pins are
allowed to behave as outputs. When deasserted HIGH, I/O pins are tri-stated, and act as input
data pins. OE is masked during the data portion of a write sequence, during the first clock when
emerging from a deselected state, when the device has been deselected.
Clock Enable Input, active LOW. When asserted LOW the Clock signal is recognized by the
SRAM. When deasserted HIGH the Clock signal is masked. Since deasserting CEN does not
deselect the device, CEN can be used to extend the previous cycle when required.
ZZ "sleep" Input. This active HIGH input places the device in a non-time critical "sleep"
condition with data integrity preserved. During normal operation, this pin can be connected to
V
or left floating.
SS
Bidirectional Data I/O Lines. As inputs, they feed into an on-chip data register that is triggered
by the rising edge of CLK. As outputs, they deliver the data contained in the memory location
specified by A
during the clock rise of the read cycle. The direction of the pins is controlled
[16:0]
by OE and the internal control logic. When OE is asserted LOW, the pins can behave as outputs.
When HIGH, DQ
are placed in a tri-state condition. The outputs are automatically tri-stated
s
during the data portion of a write sequence, during the first clock when emerging from a
deselected state, and when the device is deselected, regardless of the state of OE.
Mode Input. Selects the burst order of the device.
When tied to Gnd selects linear burst sequence. When tied to V
leaved burst sequence.
Power supply inputs to the core of the device.
Power supply for the I/O circuitry.
Ground for the device.
Ground for the I/O circuitry. Should be connected to the ground of the system
No Connects. Not internally connected to the die. 4M, 9M,18M, 72M, 144M, 288M, 576M and
1G are address expansion pins and are not internally connected to the die.
Description
or left floating selects inter-
DD
CY7C1334H
Page 3 of 13
[+] Feedback