ACER AL1716W
10
Go to cover page
2.7.4 Block Diagram
TFT LCD Module
TC O N w ith
LV D S R eceiver
D C /D C
C onverter
Backlight Unit
2.7.5 Pixel Format
2.7.6 Interface Pin Connection
Backlight Unit
Terminal No.
Symbol
1
VL
2
NC
3
GL
2. Flat Panel Specification (continued)
X -driver IC
Liquid C rystal
P anel 1440x900
pixels
G am m a
R eference
V oltage
G enerator
Function
CCFL power supply (high voltage)
No connection
CCFL power supply (low voltage)
TFT LCD Module
Terminal no.
Symbol
1
GND
Ground
2
VDD
Power Supply : +5.0V
3
VDD
Power Supply : +5.0V
4
NC
Reserved for supplier test point
5
NC
Reserved for supplier test point
6
NC
Reserved for supplier test point
7
NC
Reserved for supplier test point
8
Odd_Rin0-
- LVDS differential data input (R0-R5, G0)
9
Odd_Rin0+
+ LVDS differential data input (R0-R5, G0)
10
GND
Ground
11
Odd_Rin1-
- LVDS differential data input (G1-G5, B0-B1)
12
Odd_Rin1+
+ LVDS differential data input (G1-G5, B0-B1)
13
GND
Ground
14
Odd_Rin2-
- LVDS differential data input (B2-B5,NC,NC,DE)
15
Odd_Rin2+
+ LVDS differential data input (B2-B5,NC,NC,DE)
16
GND
Ground
17
Odd_ClkIN-
- LVDS differential clock input
18
Odd_ClkIN+
+ LVDS differential clock input
19
GND
Ground
20
Even_Rin0-
- LVDS differential data input (R0-R5, G0)
21
Even_Rin0+
+ LVDS differential data input (R0-R5, G0)
22
GND
Ground
23
Even_Rin1-
- LVDS differential data input (G1-G5, B0-B1)
24
Even_Rin1+
+ LVDS differential data input (G1-G5, B0-B1)
25
GND
Ground
26
Even_Rin2-
- LVDS differential data input (B2-B5,NC,NC,DE)
27
Even_Rin2+
+ LVDS differential data input (B2-B5, NC, NC, DE)
28
GND
Ground
29
Even_ClkIN-
- LVDS differential clock input
30
Even_ClkIN+
+ LVDS differential clock input
Note (1) Please connects NC pin to nothing. Don't
connect it to ground nor to other signal input.
(NC pin should be open.)
Note (2) The module used a100ohm resistor between
positive and negative data lines of each
receiver input.
2.7.7 Electrical Characteristics
TFT LCD Module
Item
Voltage of power supply
White
Current of power supply
V-Color IDD1
Mosaic
Vsync frequency
Hsync frequency
Frequency
Input rush current
Note (1) White and V-color
Mosaic: Dot checker image
Function
Symbol
Min.
Typ.
Max.
Unit
VDD
4.5
5.0
5.5
V
IDD0
260
360
460 mA
370
470
570 mA
IDD2
515
615
715 mA
fV
56
60
75
Hz
fH
55.469 55.935 70.635KHz
fDCLK 44.375 53.25
68.375MHz
IRush
-
-
1.5
A
Note
(2)
(2)
(2)
(2)
(2)
(2)
(2)
(2)
Note
(1)
(1)
(1)
ref 6.5 t1
ref 6.5 t4
ref 6.5 t7
(2)
Halaman Cetak