Dell PowerEdge M910 Manuale tecnico - Pagina 10

Sfoglia online o scarica il pdf Manuale tecnico per Server Dell PowerEdge M910. Dell PowerEdge M910 46. M-series blade servers
Anche per Dell PowerEdge M910: Manuale di aggiornamento (44 pagine), Manuale di aggiornamento (21 pagine), Manuale di aggiornamento (14 pagine), Manuale di installazione (7 pagine), Manuale di aggiornamento (28 pagine), Manuale introduttivo (12 pagine), Manuale introduttivo (12 pagine), Manuale del portafoglio (27 pagine), Manuale tecnico (45 pagine), Manuale introduttivo (14 pagine), Manuale introduttivo (12 pagine), Manuale tecnico (49 pagine)

Dell PowerEdge M910 Manuale tecnico
Dell
2

Key Technologies

2.1 Overview

The PowerEdge M910 implements a number of new technologies:
®
®
Intel
Xeon
E7-2800, E7-4800, and E7-8800 product family

Intel 7510 Chipset

The PowerEdge M910 also implements the following key technologies:
FlexMem Bridge
IO Hub (IOH) with Intel
DDR3 memory
®
PCI Express
Generation 2
Optional Redundant SD media for embedded hypervisor
Integrated Dell Remote Access Controller 6 (iDRAC6) Express

2.2 Detailed Information

2.2.1
Intel 7510 Chipset
The 7510 chipset is designed to support Intel Xeon E7-2800, E7-4800, and E7-8800 product family,
Intel Xeon processor 6500 and 7500 series 4S family, Intel
memory technology, and PCI Express Generation 2 (PCIe G2).
2.2.2

Intel Processors

Key features of the Intel Xeon E7-2800, E7-4800, and E7-8800 product family include:
Up to ten cores per processor
Up to 30MB shared L3 cache
32 nm process technology
Intel Trusted Execution Technology (TXT) and AESNI (AES New Instructions)
RAS DDDC (Double Device Data Correct)
Intel HyperThreading (2 threads/core)
Key features of the Intel Xeon processor 6500 and 7500 series include:
Up to eight cores per processor
Four full-width, bidirectional point-to-point Intel QuickPath Interconnect (QPI) links at 6.4
GT/s
®
Four Intel
Scalable Memory Interconnects (SMI) at 6.4 GT/s
Socket: LS, LGA 1567 package
No termination required for non-populated processors (must populate processor socket 1 first)
64-byte cache line size
RISC/CISC hybrid architecture
Compatible with existing x86 code base
Optimized for 32-bit code
MMX support
Execute Disable Bit
®
Intel
Wide Dynamic Execution (Executes up to four instructions per clock cycle)
Simultaneous Multi-Threading (SMT) capability (2 threads/core)
Support for CPU Turbo Mode on certain SKUs (Increases processor frequency if operating
below thermal, power, and current limits)
PowerEdge M910 Technical Guide
®
QuickPath Architecture
®
QuickPath Interconnect
(QPI), DDR3
10