Cypress Semiconductor CY7C1298H Scheda tecnica - Pagina 6

Sfoglia online o scarica il pdf Scheda tecnica per Hardware del computer Cypress Semiconductor CY7C1298H. Cypress Semiconductor CY7C1298H 17. Cypress 1-mbit (64k x 18) pipelined dcd sync sram specification sheet

Stampa la pagina
Interleaved 'Burst Address Table
(MODE = Floating or V
First
Second
Address
Address
A1, A0
A1, A0
00
01
01
00
10
11
11
10
[2, 3, 4, 5, 6]

Truth Table

Operation
Deselected Cycle, Power-down
Deselected Cycle, Power-down
Deselected Cycle, Power-down
Deselected Cycle, Power-down
Deselected Cycle, Power-down
ZZ Mode, Power-Down
Read Cycle, Begin Burst
Read Cycle, Begin Burst
Write Cycle, Begin Burst
Read Cycle, Begin Burst
Read Cycle, Begin Burst
Read Cycle, Continue Burst
Read Cycle, Continue Burst
Read Cycle, Continue Burst
Read Cycle, Continue Burst
Write Cycle, Continue Burst
Write Cycle, Continue Burst
Read Cycle, Suspend Burst
Read Cycle, Suspend Burst
Read Cycle, Suspend Burst
Read Cycle, Suspend Burst
Write Cycle, Suspend Burst
Write Cycle, Suspend Burst
Notes:
2. X = "Don't Care." H = Logic HIGH, L = Logic LOW.
3. WRITE = L when any one or more Byte Write enable signals (BW
BWE, GW = H.
4. The DQ pins are controlled by the current cycle and the OE signal. OE is asynchronous and is not sampled with the clock.
5. The SRAM always initiates a read cycle when ADSP is asserted, regardless of the state of GW, BWE, or BW
after the ADSP or with the assertion of ADSC. As a result, OE must be driven HIGH prior to the start of the write cycle to allow the outputs to tri-state. OE is a
don't care for the remainder of the write cycle.
6. OE is asynchronous and is not sampled with the clock rise. It is masked internally during write cycles. During a read cycle all data bits are tri-state when OE is
inactive or when the device is deselected, and all data bits behave as output when OE is active (LOW).
Document #: 38-05665 Rev. *B
)
DD
Third
Fourth
Address
Address
A1, A0
A1, A0
10
11
11
10
00
01
01
00
Address
Used
CE
CE
CE
1
2
3
None
H
X
X
None
L
L
X
None
L
X
H
None
L
L
X
None
L
X
H
None
X
X
X
External
L
H
L
External
L
H
L
External
L
H
L
External
L
H
L
External
L
H
L
Next
X
X
X
Next
X
X
X
Next
H
X
X
Next
H
X
X
Next
X
X
X
Next
H
X
X
Current
X
X
X
Current
X
X
X
Current
H
X
X
Current
H
X
X
Current
X
X
X
Current
H
X
X
,BW
A
B
Linear Burst Address Table (MODE = GND)
First
Second
Address
Address
A1, A0
A1, A0
00
01
01
10
10
11
11
00
ZZ ADSP ADSC
ADV
L
X
L
X
L
L
X
X
L
L
X
X
L
H
L
X
L
H
L
X
H
X
X
X
L
L
X
X
L
L
X
X
L
H
L
X
L
H
L
X
L
H
L
X
L
H
H
L
L
H
H
L
L
X
H
L
L
X
H
L
L
H
H
L
L
X
H
L
L
H
H
H
L
H
H
H
L
X
H
H
L
X
H
H
L
H
H
H
L
X
H
H
) and BWE = L or GW = L. WRITE = H when all Byte write enable signals (BW
[A: B]
CY7C1298H
Third
Fourth
Address
Address
A1, A0
A1, A0
10
11
00
01
WRITE
OE
CLK
X
X
L-H
Tri-State
X
X
L-H
Tri-State
X
X
L-H
Tri-State
X
X
L-H
Tri-State
X
X
L-H
Tri-State
X
X
X
Tri-State
X
L
L-H
X
H
L-H
Tri-State
L
X
L-H
H
L
L-H
H
H
L-H
Tri-State
H
L
L-H
H
H
L-H
Tri-State
H
L
L-H
H
H
L-H
Tri-State
L
X
L-H
L
X
L-H
H
L
L-H
H
H
L-H
Tri-State
H
L
L-H
H
H
L-H
Tri-State
L
X
L-H
L
X
L-H
. Writes may occur only on subsequent clocks
Page 6 of 16
11
00
01
10
DQ
Q
D
Q
Q
Q
D
D
Q
Q
D
D
, BW
),
A
B
[+] Feedback