Cypress Semiconductor CY7C1302DV25 Scheda tecnica - Pagina 5
Sfoglia online o scarica il pdf Scheda tecnica per Hardware del computer Cypress Semiconductor CY7C1302DV25. Cypress Semiconductor CY7C1302DV25 19. Cypress 9-mbit burst of two pipelined srams with qdrtm architecture specification sheet
Stampa la pagina[2, 3, 4, 5, 6, 7]
Truth Table
Operation
Write Cycle:
Load address on the rising edge of K
clock; input write data on K and K rising
edges.
Read Cycle:
Load address on the rising edge of K
clock; wait one cycle; read data on 2
consecutive C and C rising edges.
NOP: No Operation
Standby: Clock Stopped
Write Cycle Descriptions
BWS
BWS
K
0
1
L
L
L-H
L
L
–
L
H
L-H
L
H
–
H
L
L-H
H
L
–
H
H
L-H
H
H
–
Notes:
2. X = Don't Care, H = Logic HIGH, L = Logic LOW,
3. Device will power-up deselected and the outputs in a three-state condition.
4. "A" represents address location latched by the devices when transaction was initiated. A+0, A+1 represent the addresses sequence in the burst.
5. "t" represents the cycle at which a Read/Write operation is started. t+1 is the first clock cycle succeeding the "t" clock cycle.
6. Data inputs are registered at K and K rising edges. Data outputs are delivered on C and C rising edges, except when in single clock mode.
7. It is recommended that K = K and C = C when clock is stopped. This is not essential, but permits most rapid restart by overcoming transmission line charging
symmetrically. 38-05625
8. Assumes a Write cycle was initiated per the Write Port Cycle Description Truth Table. BWS
as the set-up and hold requirements are achieved. 38-05625
Document #: 38-05625 Rev. *A
K
RPS
L-H
X
L-H
L
L-H
H
Stopped
X
[2,8]
K
–
During the Data portion of a Write sequence, both bytes (D
L-H
During the Data portion of a Write sequence, both bytes (D
–
During the Data portion of a Write sequence, only the lower byte (D
device. D
remains unaltered.
[17:9]
L-H
During the Data portion of a Write sequence, only the lower byte (D
device. D
remains unaltered.
[17:9]
–
During the Data portion of a Write sequence, only the byte (D
D
remains unaltered.
[8:0]
L-H
During the Data portion of a Write sequence, only the byte (D
D
remains unaltered.
[8:0]
–
No data is written into the device during this portion of a Write operation.
L-H
No data is written into the device during this portion of a Write operation.
↑
represents rising edge.
WPS
DQ
D(A+0) at K(t) ↑
L
X
Q(A+0) at C(t+1)↑
H
D = X
Q = High-Z
X
Previous State
Comments
[17:0]
[17:0]
[17:9]
[17:9]
, BWS
can be altered on different portions of a Write cycle, as long
0
1
CY7C1302DV25
DQ
D(A+1) at K(t) ↑
Q(A+1) at C(t+1) ↑
D = X
Q = High-Z
Previous State
) are written into the device.
) are written into the device.
) is written into the
[8:0]
) is written into the
[8:0]
) is written into the device.
) is written into the device.
Page 5 of 18
[+] Feedback