Cypress Semiconductor CY7C1303BV25 Scheda tecnica - Pagina 10
Sfoglia online o scarica il pdf Scheda tecnica per Hardware del computer Cypress Semiconductor CY7C1303BV25. Cypress Semiconductor CY7C1303BV25 20. Cypress 18-mbit burst of 2 pipelined sram with qdr architecture specification sheet
Stampa la pagina
TAP Controller State Diagram
TEST-LOGIC
1
RESET
0
TEST-LOGIC/
0
IDLE
Note:
9. The 0/1 next to each state represents the value at TMS at the rising edge of TCK.
Document #: 38-05627 Rev. *A
[9]
1
SELECT
DR-SCAN
0
1
CAPTURE-DR
0
SHIFT-DR
1
EXIT1-DR
0
PAUSE-DR
1
0
EXIT2-DR
1
UPDATE-DR
1
1
1
CAPTURE-DR
0
SHIFT-IR
1
EXIT1-IR
0
PAUSE-IR
0
EXIT2-IR
UPDATE-IR
0
CY7C1303BV25
CY7C1306BV25
1
SELECT
IR-SCAN
0
0
0
1
1
0
0
1
1
1
0
Page 10 of 19
[+] Feedback