Cypress Semiconductor MoBL-USB CY7C68000A Scheda tecnica - Pagina 7

Sfoglia online o scarica il pdf Scheda tecnica per Hardware del computer Cypress Semiconductor MoBL-USB CY7C68000A. Cypress Semiconductor MoBL-USB CY7C68000A 16. Tx2 usb 2.0 utmi transceiver

Stampa la pagina
Table 1. Pin Descriptions (continued)
QFN VFBGA
Name
24
B8
Tri_state
19
C2
LineState1
18
C1
LineState0
15
B6
OpMode1
14
B5
OpMode0
54
A5
TXValid
1
A8
TXReady
Document #: 38-08052 Rev. *G
Type
Default
Input
Tri-state Mode Enable Places the CY7C68000A into Tri-state mode
which tri-states all outputs and IOs. Tri-state Mode can only be enabled
while suspended.
0: Disables Tri-state Mode
1: Enables Tri-state Mode
Output
Line State These signals reflect the current state of the single-ended
receivers. They are combinatorial until a "usable" CLK is available then
they are synchronized to CLK. They directly reflect the current state of the
DPLUS (LineState0) and DMINUS (LineState1).
D– D+ Description
0 0 0: SE0
0 1 1: 'J' State
1 0 2: 'K' State
1 1 3: SE1
Output
Line State These signals reflect the current state of the single-ended
receivers. They are combinatorial until a 'usable' CLK is available then
they are synchronized to CLK. They directly reflect the current state of the
DPLUS (LineState0) and DMINUS (LineState1).
D– D+ Description
00–0: SE0
01–1: 'J' State
10–2: 'K' State
11–3: SE1
Input
Operational Mode These signals select among various operational
modes.
10 Description
00–0: Normal Operation
01–1: Non-driving
10–2: Disable Bit Stuffing and NRZI encoding
11–3: Reserved
Input
Operational Mode These signals select among various operational
modes.
10 Description
00–0: Normal Operation
01–1: Non-driving
10–2: Disable Bit Stuffing and NRZI encoding
11–3: Reserved
Input
Transmit Valid This signal indicates that the data bus is valid. The asser-
tion of Transmit Valid initiates SYNC on the USB. The negation of Trans-
mit Valid initiates EOP on the USB. The start of SYNC must be initiated
on the USB no less than one or no more that two CLKs after the assertion
of TXValid.
In HS (XcvrSelect = 0) mode, the SYNC pattern must be asserted on the
USB between 8- and 16-bit times after the assertion of TXValid is detected
by the Transmit State Machine.
In FS (Xcvr = 1), the SYNC pattern must be asserted on the USB no less
than one or more than two CLKs after the assertion of TXValid is detected
by the Transmit State Machine.
Output
Transmit Data Ready If TXValid is asserted, the SIE must always have
data available for clocking in to the TX Holding Register on the rising edge
of CLK. If TXValid is TRUE and TXReady is asserted at the rising edge
of CLK, the CY7C68000A loads the data on the data bus into the TX
Holding Register on the next rising edge of CLK. At that time, the SIE
should immediately present the data for the next transfer on the data bus
[1]
Description
(continued)
CY7C68000A
.
Page 7 of 15
[+] Feedback