- ページ 20
レシーバー Yamaha HTR-5920のPDF サービスマニュアルをオンラインで閲覧またはダウンロードできます。Yamaha HTR-5920 38 ページ。 Digital home theater system
av receiver
Yamaha HTR-5920 にも: オーナーズマニュアル (45 ページ)
HTR-5920
I IC DATA
IC81: TMP87PS71AF (FRONT P.C.B.)
Microprocessor
(CIN5/KEY6) P46
(CIN4/KEY7) P47
(PWM/PDO) P55
VDD
Power Supply
VSS
VFT Power
VKK
Supply
Reset I/O
RESET
TEST
Test Pin
XIN
Resonator
XOUT
connecting
Pins
20
64
63
62
61
60
59
(SIS) P97
65
VKK
66
(KEY0) P40
67
(KEY1) P41
68
(KEY2) P42
69
(KEY3) P43
70
(KEY4) P44
71
(KEY5) P45
72
73
74
(CIN3) P50
75
(CIN2) P51
76
(CIN1) P52
77
(CIN0) P53
78
P54
79
80
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24
I/O Ports
Output Ports
P97
P87
to
to
P90
P80
P9
P8
VFT drive circuit (automatic display)
P S W
Flags
RBS
ALU
System Controller
Standby Controller
Timing Generator
Time Base
Timer
High
frequ.
Clock
Generator
Low
Watchdog
frequ.
Timer
P2
P0
P22
P07
to
to
P20
P00
58
57
56
55
54 53 52 51 50 49 48 47 46 45 44 43 42 41
I/O Ports
P77
P67
to
to
P70
P60
P7
P6
Stack Pointer
Data Memory
(RAM)
Register banks
Interrupt Controller
16-bit
8-bit
Timer/Counters
Timer/Counters
TC1
TC2
TC3
TC4
P1
P17
to
P10
I/O Ports
P66 (G9)
40
P65 (G10)
39
P64 (G11)
38
P63 (G12)
37
36
P62 (G13)
P61 (G14)
35
P60 (G15)
34
VDD
33
32
P07
31
P06
30
P05
29
P04
28
P03
P02
27
26
P01
25
P00
Key scan
control
Program counter
Program Memory
(ROM)
Inst.
Register
Inst.
Serial
Decoder
Interfaces
SIO
HSO
6-bit
Comparator
P3
P5
P4
P37
P55
P47
to
to
to
P30
P50
P40