- ページ 10
アンプ Yamaha DP-U50のPDF サービスマニュアルをオンラインで閲覧またはダウンロードできます。Yamaha DP-U50 46 ページ。 Personal sound processer
Yamaha DP-U50 にも: セットアップマニュアル (47 ページ), サービスマニュアル (46 ページ)
DP-U50
QQ
3 7 63 1515 0
Details of DIAG menu
1. ALL
(Sequential test)
This menu is used to execute major five items of the DIAG menu. The items are as follows.
(Set the volume level to the intermediate value before execution.)
Press the DSP key to advance one step to the next item.
To skip a step, press the MUTE key.
(To end the DIAG function during the AD test of Step 5, keep pressing the DSP key for a long period of time.)
1. Device test (DEVICE) . . . . . . . . . . . . . . . . . . . . . . . . . page 9
2. DSP test (THROUGH) . . . . . . . . . . . . . . . . . . . . . . . . page 10
3. DSP test (DELAY) . . . . . . . . . . . . . . . . . . . . . . . . . . . page 10
4. FL test (Automatic FL change) . . . . . . . . . . . . . . . . . page 10
5. AD test (KEY reception test) . . . . . . . . . . . . . . . . . . . page 11
The AD test checks if pressing of each key is received properly or not.
Press the key in the order of USB, PC, AUX1, AUX2, DSP, MUTE, DOWN (q) and UP (w).
For the details of Steps 1 through 5, refer to the item corresponding to each step described hereafter.
2. DEV
(Device Test)
This menu checks each of the five devices (IC417, 430, 438, 447, 475) for an error.
"OK" appears when no error is detected.
When an error is detected, its content is displayed as "NG-XX" (XX in hexadecimal notation).
0 0
Display
TE
L 13942296513
0 0 0 0
0 0 0 0
bit
7 6 5 4
3 2 1 0
Display
bit
7
6
5
4
0
0
0
0
0
1
0
0
0
1
www
.
9
http://www.xiaoyu163.com
Display
bit
3
2
1
0
0
0
0
0
0
1
0
0
0
1
2
0
0
1
0
3
0
0
1
1
4
0
1
0
0
5
0
1
0
1
6
0
1
1
0
7
0
1
1
1
8
1
0
0
0
9
1
0
0
1
A
1
0
1
0
B
1
0
1
1
C
1
1
0
0
D
1
1
0
1
E
1
1
1
0
F
1
1
1
1
x
ao
u163
y
i
http://www.xiaoyu163.com
2 9
8
2. DEV
3. DSP
3. DSP
4. FL
5. AD
Q Q
3
6 7
1 3
1 5
bit7 Unused ("0" usually)
bit6 Unused ("0" usually)
bit5 Unused ("0" usually)
bit4 Checks checksum of IC438 (ROM) (0: OK / 1: NG)
bit3 Checks IC447 (RAM) (0: OK / 1: NG)
bit2 Checks register Read/Write of IC430 (USS820) (0: OK / 1: NG)
bit1 Checks register Read/Write of IC417 (YSS928) (0: OK / 1: NG)
bit0 Checks register Read/Write of IC475 (LC27287B) (0: OK / 1: NG)
co
.
9 4
2 8
0 5
8
2 9
9 4
2 8
m
9 9
9 9