- ページ 6
コンピュータ・ハードウェア Cypress 7C185-15のPDF 仕様書をオンラインで閲覧またはダウンロードできます。Cypress 7C185-15 12 ページ。 8k x 8 static ram
ページを印刷するSwitching Waveforms
rite Cycle No. 2 (CE Controlled)
ADDRESS
CE
1
CE
2
WE
DATA I/O
Write Cycle No. 3 (WE Controlled, OE LOW)
ADDRESS
CE
1
CE
2
WE
DATA I/O
NOTE 14
Notes:
15. The minimum write cycle time for write cycle #3 (WE controlled, OE LOW) is the sum of t
16. If CE
goes HIGH or CE
goes LOW simultaneously with WE HIGH, the output remains in a high-impedance state.
1
2
Document #: 38-05043 Rev. *A
(continued)
[13,14,15]
t
SA
[13,14,15,16]
t
SA
t
HZWE
t
WC
t
SCE1
t
SCE2
t
AW
t
SD
DATA
VALID
IN
t
WC
t
SCE1
t
SCE2
t
AW
t
SD
DATA
VALID
IN
and t
HZWE
t
HA
t
HD
t
HA
t
HD
t
LZWE
.
SD
CY7C185
Page 6 of 11