- ページ 10
コンピュータ・ハードウェア Cypress Semiconductor CY7C1218HのPDF 仕様書をオンラインで閲覧またはダウンロードできます。Cypress Semiconductor CY7C1218H 16 ページ。 Cypress 1-mbit (32k x36) pipelined sync sram specification sheet
ページを印刷するSwitching Waveforms
[17]
Read Cycle Timing
t CYC
CLK
t
CH
t
t
ADS
ADH
ADSP
ADSC
t AS
t AH
A1
ADDRESS
GW, BWE,
BW
[A:D]
t CES
t CEH
CE
ADV
OE
Data Out (Q)
High-Z
Note:
17. On this diagram, when CE is LOW, CE
Document #: 38-05667 Rev. *B
t
CL
t ADS
t ADH
A2
t WES
t WEH
t ADVS
t ADVH
t OEV
t OEHZ
t OELZ
t CLZ
Q(A2)
Q(A1)
t CO
Single READ
DON'T CARE
is LOW, CE
is HIGH and CE
1
2
3
ADV
suspends
burst.
t CO
t DOH
Q(A2 + 1)
Q(A2 + 2)
BURST READ
UNDEFINED
is LOW. When CE is HIGH, CE
is HIGH or CE
1
CY7C1218H
A3
Burst continued with
new base address
Deselect
cycle
t CHZ
Q(A2 + 3)
Q(A2)
Q(A2 + 1)
Burst wraps around
to its initial state
is LOW or CE
is HIGH.
2
3
Page 10 of 16
[+] Feedback