- ページ 16
コンピュータ・ハードウェア Cypress Semiconductor CY7C1330AV25のPDF 仕様書をオンラインで閲覧またはダウンロードできます。Cypress Semiconductor CY7C1330AV25 19 ページ。 Cypress 18-mbit (512k x 36/1mbit x 18) pipelined register-register late write specification sheet
ページを印刷するSwitching Waveforms
READ/WRITE/DESELECT Sequence (OE Controlled)
K
t
t
AH
AS
ADDRESS
RA1
WE
t
t
WES
WEH
BWS
x
OE/
t
CLZ
Data
In/Out
Device
originally
deselected
Notes:
23. The combination of WE and BWS
24. All chip enables need to be active in order to select the device. Any chip enable can deselect the device.
25. RAx stands for Read Address X, WAx Write Address X, Dx stands for Data-in for location X, Qx stands for Data-out for location X.
26. CE held LOW.
Document No: 001-07844 Rev. *A
PRELIMINARY
[23, 24, 25, 26]
t
t
CL
CH
RA3
WA2
t
t
WES
WEH
t
EOHZ
t
t
DS
DH
t
DOH
Q1
D2
In
Out
t
CHZ
t
CO
= DON'T CARE
(x = a, b, c, d for x36 and x = a, b for x18) define a write cycle (see Write Cycle Description table).
x
t
CYC
WA5
RA6
t
EOLZ
t
EOV
t
DOH
Q3
D5
Out
In
= UNDEFINED
CY7C1330AV25
CY7C1332AV25
WA7
WA8
t
EOHZ
Q6
D7
D8
In
Out
In
t
DH
t
DS
Page 16 of 19
[+] Feedback