- ページ 8
コンピュータ・ハードウェア Cypress Semiconductor CY7C1344HのPDF 仕様書をオンラインで閲覧またはダウンロードできます。Cypress Semiconductor CY7C1344H 15 ページ。 Cypress 2-mbit (64k x 36) flow-through sync sram specification sheet
ページを印刷する[9]
Capacitance
Parameter
C
IN
C
CLK
C
I/O
[9]
Thermal Resistance
Parameter
Θ
Thermal Resistance
JA
(Junction to Ambient)
Θ
Thermal Resistance
JC
(Junction to Case)
AC Test Loads and Waveforms
3.3V I/O Test Load
OUTPUT
Z
= 50Ω
0
V
= 1.5V
L
(a)
2.5V I/O Test Load
OUTPUT
Z
= 50Ω
0
V
= 1.25V
T
(a)
Note:
9. Tested initially and after any design or process change that may affect these parameters.
Document #: 001-00211 Rev. *B
Description
Input Capacitance
Clock Input Capacitance
Input/Output Capacitance
Description
Test conditions follow standard test
methods and procedures for measuring
thermal impedance, per EIA/JESD51
3.3V
OUTPUT
R
= 50Ω
L
5 pF
INCLUDING
JIG AND
SCOPE
2.5V
OUTPUT
R
= 50Ω
L
5 pF
INCLUDING
JIG AND
SCOPE
Test Conditions
T
= 25°C, f = 1 MHz,
A
V
= 3.3V.
DD
V
= 2.5V
DDQ
Test Conditions
R = 317Ω
V
DDQ
10%
GND
R = 351Ω
≤ 1 ns
(b)
R = 1667Ω
V
DDQ
10%
GND
R =1538Ω
≤ 1 ns
(b)
CY7C1344H
100 TQFP
Max.
Unit
5
pF
5
pF
5
pF
100 TQFP
Package
Unit
°C/W
30.32
°C/W
6.85
ALL INPUT PULSES
90%
90%
10%
≤ 1 ns
(c)
ALL INPUT PULSES
90%
90%
10%
≤ 1 ns
(c)
Page 8 of 15
[+] Feedback