- ページ 16

コンピュータ・ハードウェア Cypress Semiconductor CY7C1365CのPDF 仕様書をオンラインで閲覧またはダウンロードできます。Cypress Semiconductor CY7C1365C 19 ページ。 Cypress 9-mbit (256k x 32) flow-through sync sram specification sheet

Timing Diagrams
(continued)
[21, 22]
ZZ Mode Timing
CLK
ZZ
I
SUPPLY
ALL INPUTS
(except ZZ)
Outputs (Q)

Ordering Information

Not all of the speed, package and temperature ranges are available. Please contact your local sales representative or
Speed
(MHz)
Ordering Code
133
CY7C1365C-133AXC
CY7C1365C-133AJXC
CY7C1365C-133AXI
CY7C1365C-133AJXI
100
CY7C1365C-100AXC
CY7C1365C-100AJXC
CY7C1365C-100AXI
CY7C1365C-100AJXI
Notes:
21. Device must be deselected when entering ZZ mode. See Cycle Descriptions table for all possible signal conditions to deselect the device.
22. DQs are in High-Z when exiting ZZ sleep mode.
Document #: 38-05690 Rev. *E
t ZZ
t ZZI
I
DDZZ
visit
www.cypress.com
for actual products offered.
Package
Diagram
51-85050 100-pin Thin Quad Flat Pack (14 x 20 x 1.4 mm) Lead-Free
(3 Chip Enable)
100-pin Thin Quad Flat Pack (14 x 20 x 1.4 mm) Lead-Free
(2 Chip Enable)
100-pin Thin Quad Flat Pack (14 x 20 x 1.4 mm) Lead-Free
(3 Chip Enable)
100-pin Thin Quad Flat Pack (14 x 20 x 1.4 mm) Lead-Free
(2 Chip Enable)
51-85050 100-pin Thin Quad Flat Pack (14 x 20 x 1.4 mm) Lead-Free
(3 Chip Enable)
100-pin Thin Quad Flat Pack (14 x 20 x 1.4 mm) Lead-Free
(2 Chip Enable)
100-pin Thin Quad Flat Pack (14 x 20 x 1.4 mm) Lead-Free
(3 Chip Enable)
100-pin Thin Quad Flat Pack (14 x 20 x 1.4 mm) Lead-Free
(2 Chip Enable)
High-Z
DON'T CARE
Package Type
CY7C1365C
t ZZREC
t RZZI
DESELECT or READ Only
Operating
Range
Commercial
Industrial
Commercial
Industrial
Page 16 of 18
[+] Feedback