- ページ 2

コンピュータ・ハードウェア Cypress Semiconductor STK14C88-5のPDF 仕様書をオンラインで閲覧またはダウンロードできます。Cypress Semiconductor STK14C88-5 18 ページ。 256 kbit (32k x 8) autostore nvsram

ページを印刷する
Cypress Semiconductor STK14C88-5 仕様書

Pin Configurations

Figure 1. Pin Diagram: 32-Pin DIP

Pin Definitions

Pin Name
Alt
IO Type
A
–A
Input
0
14
DQ
-DQ
Input or Output Bidirectional Data IO Lines. Used as input or output lines depending on operation.
0
7
Input
WE
W
Input
CE
E
Input
OE
G
V
Ground
SS
V
Power Supply Power Supply Inputs to the Device.
CC
Input or Output Hardware Store Busy (HSB). When LOW, this output indicates a Hardware Store is in progress.
HSB
V
Power Supply AutoStore Capacitor. Supplies power to nvSRAM during power loss to store data from SRAM
CAP
Document Number: 001-51038 Rev. **
Address Inputs. Used to select one of the 32,768 bytes of the nvSRAM.
Write Enable Input, Active LOW. When the chip is enabled and WE is LOW, data on the IO
pins is written to the specific address location.
Chip Enable Input, Active LOW. When LOW, selects the chip. When HIGH, deselects the chip.
Output Enable, Active LOW. The active LOW OE input enables the data output buffers during
read cycles. Deasserting OE HIGH causes the IO pins to tri-state.
Ground for the Device. The device is connected to ground of the system.
When pulled low external to the chip, it initiates a nonvolatile STORE operation. A weak internal
pull up resistor keeps this pin high if not connected (connection optional).
to nonvolatile elements.
Figure 2. Pin Diagram: 32-Pin LCC
Description
STK14C88-5
Page 2 of 17
[+] Feedback