Dell PowerEdge M910 기술 매뉴얼 - 페이지 20

{카테고리_이름} Dell PowerEdge M910에 대한 기술 매뉴얼을 온라인으로 검색하거나 PDF를 다운로드하세요. Dell PowerEdge M910 46 페이지. M-series blade servers
Dell PowerEdge M910에 대해서도 마찬가지입니다: 업데이트 매뉴얼 (44 페이지), 업데이트 매뉴얼 (21 페이지), 업데이트 매뉴얼 (14 페이지), 설치 매뉴얼 (7 페이지), 업데이트 매뉴얼 (28 페이지), 시작하기 매뉴얼 (12 페이지), 시작하기 매뉴얼 (12 페이지), 포트폴리오 매뉴얼 (27 페이지), 기술 매뉴얼 (45 페이지), 시작하기 매뉴얼 (14 페이지), 시작하기 매뉴얼 (12 페이지), 기술 매뉴얼 (49 페이지)

Dell PowerEdge M910 기술 매뉴얼
Dell
6

Processors

6.1 Overview

®
®
The Intel
Xeon
E7-2800, E7-4800, and E7-8800 product family and the Intel Xeon processor 6500
and 7500 series are designed specifically for servers and workstation applications. The processors
feature quad-core processing to maximize performance and performance/watt for data center
infrastructures and highly dense deployments. These processors also feature Intel
architecture and Intel
systems. The Intel Xeon E7-2800, E7-4800, and E7-8800 product family and the Intel Xeon processor
6500 and 7500 series support all Streaming SIMD Extensions (including SSE2, SSE3, and SSE4) and Intel
64 instruction.
The Intel Xeon processor 6500 and 7500 series 4S (Expandable Processor) uses a 1567-pins Land Grid
Array (LGA1567) package that plugs into a surface-mount socket. The M910 provides support for two
or four processors.
Cache
L1 cache size
L2 cache size
L3 cache size

6.2 Features

Key features of the Intel Xeon E7-2800, E7-4800, and E7-8800 product family include:
Up to ten cores per processor
Four point-to-point QuickPath Interconnect links at 6.4 GT/s
32 nm process technology
Intel HyperThreading (2 threads/core)
Up to 30 MB shared L3 cache
Intel Trusted Execution Technology (TXT) and AESNI (AES New Instructions)
RAS DDDC (Double Device Data Correct)
Key features of the Intel Xeon processor 6500 and 7500 series include:
Up to eight cores per socket
Up to 24MB shared L3 cache
45nm process technology
Four full‐width, bidirectional point‐to‐point Intel QuickPath Interconnect (Intel
6.4 GT/s
Support for 95W, 105W, and 130W processors
Four Intel Scalable Memory Interconnects (Intel SMI) at 6.4 GT/s
Socket: LS, LGA 1567 package
No termination required for non‐populated processors (must populate processor socket 1 first)
Integrated Intel QuickPath DDR3 memory controller
64‐byte cache line size
RISC/CISC hybrid architecture
Compatible with existing x86 code base
PowerEdge M910 Technical Guide
®
64 architecture for flexibility in 64-bit and 32-bit applications and operating
Table 5.
Processor Cache Sizes (Package LGA1567)
Size
32 KB instruction
(32 KB data)
1.5MB or 2MB
12MB, 18MB or 24MB (shared)
®
Core™ micro-
®
QPI) links at
20