Cisco UCS C480 M5 매뉴얼 - 페이지 11
{카테고리_이름} Cisco UCS C480 M5에 대한 매뉴얼을 온라인으로 검색하거나 PDF를 다운로드하세요. Cisco UCS C480 M5 34 페이지.
페이지 인쇄
Normal CPU/Memory Configuration (no memory mirroring)
There are two CPU modules, one in each CPU bay. The lower CPU module occupies Bay 1 and the upper CPU
module occupies Bay 2. CPU 1 and CPU2 are in Bay 1; CPU 3 and 4 are in Bay 2.
Select from 4, 6, 8, or 12 DIMMs per CPU (DIMMs for all four CPUs must be configured identically). The
DIMMs will be placed by the factory as shown in the following tables.
4
(A1, B1); (D1, E1)
6
(A1, B1, C1); (D1, E1, F1)
8
(A1, A2, B1, B2); (D1, D2, E1, E2)
12
(A1, A2, B1, B2, C1, C2); (D1, D2, E1, E2, F1, F2)
4
(G1, H1); (K1, L1)
6
(G1, H1, J1); (K1, L1, M1)
8
(G1, G2, H1, H2); (K1, K2, L1, L2)
12
(G1, G2, H1, H2, J1, J2); (K1, K2, L1, L2, M1, M2)
4
(A1, B1); (D1, E1)
6
(A1, B1, C1); (D1, E1, F1)
8
(A1, A2, B1, B2); (D1, D2, E1, E2)
12
(A1, A2, B1, B2, C1, C2); (D1, D2, E1, E2, F1, F2)
4
(G1, H1); (K1, L1)
6
(G1, H1, J1); (K1, L1, M1)
8
(G1, G2, H1, H2); (K1, K2, L1, L2)
12
(G1, G2, H1, H2, J1, J2); (K1, K2, L1, L2, M1, M2)
Cisco UCS C480 M5 Memory Guide
CPU 1 DIMM Placement in Channels (for identically ranked DIMMs)
CPU 2 DIMM Placement in Channels (for identically ranked DIMMs)
CPU 3 DIMM Placement in Channels (for identically ranked DIMMs)
CPU 4 DIMM Placement in Channels (for identically ranked DIMMs)
DIMM Memory Mirroring
11