Cypress Semiconductor Perform STK16C88-3 매뉴얼 - 페이지 2
{카테고리_이름} Cypress Semiconductor Perform STK16C88-3에 대한 매뉴얼을 온라인으로 검색하거나 PDF를 다운로드하세요. Cypress Semiconductor Perform STK16C88-3 15 페이지. 256 kbit (32k x 8) autostore+ nvsram
페이지 인쇄Pin Configurations
Table 1. Pin Definitions - 28-Pin PDIP
Pin Name
Alt
IO Type
A
–A
Input
0
14
DQ
-DQ
Input or
0
7
Output
Input
WE
W
Input
CE
E
Input
OE
G
V
Ground
SS
V
Power Supply Power Supply Inputs to the Device.
CC
Document Number: 001-50594 Rev. **
Figure 1. Pin Diagram - 28-Pin PDIP
Address Inputs. Used to select one of the 32,768 bytes of the nvSRAM.
Bidirectional Data IO lines. Used as input or output lines depending on operation.
Write Enable Input, Active LOW. When the chip is enabled and WE is LOW, data on the
IO pins is written to the specific address location.
Chip Enable Input, Active LOW. When LOW, selects the chip. When HIGH, deselects the
chip.
Output Enable, Active LOW. The active LOW OE input enables the data output buffers
during read cycles. Deasserting OE HIGH causes the IO pins to tri-state.
Ground for the Device. The device is connected to ground of the system.
Description
STK16C88-3
Page 2 of 14
[+] Feedback