Dell PowerEdge M910 Technical Manual - Page 10

Browse online or download pdf Technical Manual for Switch Dell PowerEdge M910. Dell PowerEdge M910 49 pages. M-series blade servers
Also for Dell PowerEdge M910: Update Manual (44 pages), Update Manual (21 pages), Update Manual (14 pages), Installation Manual (7 pages), Update Manual (28 pages), Getting Started Manual (12 pages), Getting Started Manual (12 pages), Technical Manual (46 pages), Portfolio Manual (27 pages), Technical Manual (45 pages), Getting Started Manual (14 pages), Getting Started Manual (12 pages)

Print Page

Dell

Key Technologies

2.1

Overview

The Dell™ PowerEdge™ M910 implements a number of new technologies:



Intel

Xeon

E7-2800, E7-4800, and E7-8800 product family



Intel 7510 Chipset

The PowerEdge M910 also implements the following key technologies:



FlexMem Bridge



IO Hub (IOH) with Intel QuickPath Architecture



DDR3 memory



PCI Express

Generation 2



Optional Redundant SD media for embedded hypervisor



Integrated Dell Remote Access Controller 6 (iDRAC6) Express

2.2

Detailed Information

2.2.1

Intel 7510 Chipset

The 7510 chipset is designed to support Intel Xeon processor E7-2800, E7-4800, and E7-8800 product

families, Intel Xeon processor 6500 and 7500 series 4S family, Intel

DDR3 memory technology, and PCI Express Generation 2 (PCIe Gen2).

2.2.2

Intel Xeon Processor E7 Family

Key features of the Intel Xeon processor E7-2800, E7-4800, and E7-8800 product families include:



Up to ten cores per processor



Up to 30 MB shared L3 cache



32 nm process technology



Intel Trusted Execution Technology (TXT) and AESNI (AES New Instructions)



RAS DDDC (Double Device Data Correct)



Intel HyperThreading (2 threads/core)

Key features of the Intel Xeon processor 6500 and 7500 series include:



Up to eight cores per processor



Four full-width, bidirectional point-to-point Intel QuickPath Interconnect (QPI) links at

6.4 GT/s



Four Intel Scalable Memory Interconnects (SMI) at 6.4 GT/s



Socket: LS, LGA 1567 package



No termination required for non-populated processors (must populate processor socket 1 first)



64-byte cache line size



RISC/CISC hybrid architecture



Compatible with existing x86 code base



Optimized for 32-bit code



Intel MMX™ support



Execute Disable Bit



Intel Wide Dynamic Execution (Executes up to four instructions per clock cycle)



Simultaneous Multi-Threading (SMT) capability (2 threads/core)

PowerEdge M910 Technical Guide

QuickPath Interconnect

(QPI),