MSI 612BF User Manual - Page 24

Browse online or download pdf User Manual for Motherboard MSI 612BF. MSI 612BF 48 pages. 3d-agp vga / 3d-audio m/b for socket 370
Also for MSI 612BF: Manual (45 pages)

Print Page



Report No FDD For Win 95

The choice: Yes, No.

3-3 Advanced CHIPSET FEATURES SETUP

SDRAM CAS Latency Time

SDRAM Cycle Time Tras/Trc

SDRAM RAS-to-CAS Delay

SDRAM RAS Precharge Time 3

System BIOS Cacheable

Video BIOS Cacheable

Memory Hole At 15M-16M

Delay Transaction

On-Chip Video Window Size

* Onboard Display Cache Setting *

CAS# Latency

Paging Mode Control

RAS-to-CAS Override

RAS# Timing

RAS# Precharge Timing Slow

Move Enter: Select +/-/PU/PD: Value F10:Save ESC: Exit F1:General Help

F5:Previous Values F6:Optimal defaults F7:Standard Defaults

This section allows you to configure the system based on the specific features of the installed

chipset. This chipset manages bus speeds and access to system memory resources, such as

DRAM and the external cache. It also coordinates communications between the conventional

ISA bus and the PCI bus. It must be stated that these items should never need to be altered.

The default settings have been chosen because they provide the best operating conditions for

your system.

The only time you might consider making any changes would be if you

discovered that data was being lost while using your system.



DRAM Settings: The first chipset settings deal with CPU access to dynamic random

access memory (DRAM). The default timings have been carefully chosen and should only

be altered if data is being lost. Such a scenario might well occur if your system had mixed

speed DRAM chips installed so that greater delays may be required to preserve the

integrity of the data held in the slower memory chips.



SDRAM CAS Latency Time: When synchronous DRAM is installed, the number of clock

cycles of CAS latency depends on the DRAM timing. You can select SDRAM CAS

(Column Address Strobe) latency according to your SDRAM specification

The Choice: 2, 3



SDRAM Cycle Time Tras/Trc: Select the number of SCLKs for an access cycle.

The Choice:5/7,6/8.



SDRAM RAS-to-CAS Delay: This field lets you insert a timing delay between the CAS and

RAS strobe signals, used when DRAM is written to, read from, or refreshed. Fast gives

faster performance; and Slow gives more stable performance. This field applies only when

synchronous DRAM is installed in the system.

Whether report no FDD for Win 95 or not.

Advanced Chipset Features

6/8

Enabled

Disabled

Enabled

64MB

Closed

Slow

Item Help

______________________

Menu Level

