HP 124708-001 1850 Inleiding Handboek - Pagina 17

Blader online of download pdf Inleiding Handboek voor {categorie_naam} HP 124708-001 1850. HP 124708-001 1850 22 pagina's. System memory troubleshooting best practices for hp proliant servers
Ook voor HP 124708-001 1850: Handleiding voor probleemoplossing (18 pagina's)

Pagina afdrukken

Three-level cache hierarchy

Each Intel Xeon 5500 series processor has a three-level cache hierarchy (Figure 11):

• An on-die, 64-kilobyte, L1 cache that is split into two 32-kilobyte caches storing data and

instructions

• An individual, 256-kilobyte, L2 cache for each core for lower latency

• A new inclusive, fully shared, Level 3 (L3) cache that can be up to 8 megabytes

The L3 cache is shared and inclusive, which means that it duplicates the data stored in the L1 and L2

caches of each core. This guarantees that data is stored outside the cores, thus minimizing latency by

eliminating unnecessary core snoops to the L1 and L2 caches. The L3 cache has additional flags that

track which core's cache supplied the original data. Therefore, if one core modifies the data of

another core in L3 cache, the L1 and L2 caches of the core that originated the data are updated. This

eliminates excessive inter-core traffic and ensures multi-level cache coherence.

Figure 11. Three-level cache hierarchy in the Intel Xeon 5500 series processors

Table 5. 60-Watt, 80-Watt, and 95-Watt Intel Xeon 5500 series processor specifications

60W

L5530 (2.40

GHz)

L5520 (2.26

GHz)

L5506 (2.13

GHz)

8MB L3,

E5540 (2.53

5.86 GT/s QPI,

GHz)

800/1066

E5530 (2.40

MHz DDR3,

GHz)

Hyper-

Threading

E5520 (2.26

GHz)

4MB L3,

E5506 (2.13

4.8 GT/s QPI,

GHz)

800 MHz

E5504 (2.00

DDR3,

GHz)

No Hyper-

Threading

E5502 (1.86

GHz)

80W

8MB L3

E5570

5.86 GT/s

(2.93 GHz)

QPI

E5560

1066 MHz

(2.80 GHz)

DDR3

Hyper-

E5550

Threading

(2.66 GHz)

4MB L3

4.8 GT/s

QPI

800 MHz

DDR3

No Hyper-

Threading

95W

8MB L3

6.40 GT/s QPI

800/1066/1333

MHz DDR3

Hyper-Threading