HP 226824-001 - ProLiant - ML750 Inleiding Handboek - Pagina 3

Blader online of download pdf Inleiding Handboek voor {categorie_naam} HP 226824-001 - ProLiant - ML750. HP 226824-001 - ProLiant - ML750 10 pagina's. Visualization and acceleration in hp proliant servers
Ook voor HP 226824-001 - ProLiant - ML750: Veelgestelde vragen (4 pagina's), Implementatiehandleiding (35 pagina's), Technisch witboek (12 pagina's), Firmware bijwerken (9 pagina's), Overzicht (20 pagina's), Implementatiehandleiding (26 pagina's), Inleiding Handboek (22 pagina's), Handleiding voor probleemoplossing (18 pagina's), Implementatiehandleiding (11 pagina's), Installatiehandleiding (2 pagina's), Configuratiehandleiding (2 pagina's), Inleiding Handboek (19 pagina's), Handleiding bijwerken (9 pagina's), Handleiding bijwerken (16 pagina's), Inleiding Handboek (12 pagina's), Beknopte technologie (9 pagina's)

Each stub-bus connection creates an impedance discontinuity that negatively affects signal integrity. In

addition, each DIMM creates an electrical load on the bus. The electrical load accumulates as DIMMs

are added. These factors decrease the number DIMMs per channel that can be supported as the bus

speed increases. For example, Figure 2 shows the number of loads supported per channel at data

rates ranging from PC 100 to DDR-3 1600. Note that the number of supported loads drops from eight

to two as data rates increase to DDR2 800.

Increasing the number of channels to compensate for the drop in capacity per channel was not a

viable option due to increased cost and board complexity. System designers had two options: limit

memory capacity so that fewer errors occur at higher speeds, or use slower bus speeds and increase

the DRAM density. For future generations of high-performance servers, neither option was acceptable.

Future generations of servers require an improved memory architecture to achieve higher memory

bandwidth and capacity. Consequently, JEDEC

developed the Fully-Buffered DIMM specification, a

serial interface that eliminates the parallel stub-bus topology and allows higher memory bandwidth

while maintaining or increasing memory capacity.

Figure 2. Maximum number of loads per channel based on DRAM data rate.

The Joint Electron Device Engineering Council (JEDEC) is the semiconductor engineering standardization body

of the Electronic Industries Alliance. HP works with JEDEC memory vendors and chipset developers during

memory technology development to ensure that new memory products fulfill customer needs in regards to

reliability, cost, and backward compatibility.