Motorola GP540 Service-informatie - Pagina 5

Blader online of download pdf Service-informatie voor {categorie_naam} Motorola GP540. Motorola GP540 30 pagina's. Professional radio, power distribution and controller
Ook voor Motorola GP540: Service-informatie (32 pagina's), Service-informatie (30 pagina's)

Pagina afdrukken

1.0

Overview

This Chapter provides a detailed theory of operation for the power distribution and controller circuits

in the radio. The components for these circuits are contained on the Main Board. Refer to the RF

sections of this manual for the component location details and the parts lists for these circuits.

2.0

Radio Power Distribution

UNSWB+

Fuse

7.5V

Battery

3.5V

Reg.

LI Ion

PA, Driver

PCIC(ALC)

Figure 1-1 illustrates the DC distribution throughout the radio board. A 7.5V battery (BATT 7.5V)

supplies power directly to the electronic on/off control as UNSWB+. When the radio is turned on,

MECH_SWB+ (on/off/volume control) will trigger the electronic on/off control (momentary-on path),

then SWB+ is distributed as shown in Figure1-1. Vdda from 3.3V Vdda regulator will then supply the

microprocessor. Data is then sent to ASFIC_CMP to turn on GCB4(DAC). GCB4 will take over the

momentary-on path within 12ms. SWB+ will continue to support the whole board until the radio is

turned off.

Radio will be turned-off on two conditions;

1. MECH_SWB+ turned off

2. Low battery

When low battery level is detected by the microprocessor through both conditions above, it will store

the radio personality data to EEPROM before turning off.

Audio PA

SWB+

Control

MECH.

SWB+

On/Off Switch

Low Battery

Detect

Ant. SW

Figure 1-1 DC Power Distribution Block Diagram

THEORY OF OPERATION

Accessories

20 pin Connector

Keypad/Option Board

Prime Expansion Board

Int/Ext Vdd

4.0V/3.3V

Vdda

Reg.

Vddd

Reg.

TX.

Led

MCU Micro P, ROM

& EEPROM

Reg.

Jumpers

RF. AMP, IF AMP

Ext. RX.

Buffer (NU)

Vdda

SW. Reg.

Switching

Reg.

FRACTN

LCD

ASFIC_CMP

Driver

VCOBIC

Dual Vdd

Single Vdd

Regulator

Scheme

Chapter 1