AMD Athlon X2 Arkusz danych produktu
Przeglądaj online lub pobierz pdf Arkusz danych produktu dla Sprzęt komputerowy AMD Athlon X2. AMD Athlon X2 2 stron. Dual-core processor
Drukuj stronę
AMD Athlon™ X2
Dual-Core Processor
Product Data Sheet
•
Compatible with Existing 32-Bit Code Base
–
Including support for SSE, SSE2, SSE3, MMX™,
3DNow!™ technology and legacy x86 instructions
–
Runs existing operating systems and drivers
–
Local APIC on-chip
•
AMD64 Technology
–
AMD64 technology instruction set extensions
–
64-bit integer registers, 48-bit virtual addresses,
40-bit physical addresses
–
Eight additional 64-bit integer registers (16 total)
–
Eight additional 128-bit SSE/SSE2/SSE3 registers
(16 total)
•
Dual-Core Architecture
–
Discrete L1 and L2 cache structures for each core
•
HyperTransport™ Technology to I/O Devices
–
One 16-bit link supporting speeds up to 1 GHz (2000
MT/s) or 4 Gigabytes/s in each direction
•
64-Kbyte 2-Way Associative ECC-Protected
L1 Data Caches
–
Two 64-bit operations per cycle, 3-cycle latency
•
64-Kbyte 2-Way Associative Parity-Protected
L1 Instruction Caches
–
With advanced branch prediction
•
16-Way Associative ECC-Protected
L2 Caches
–
Exclusive cache architecture—storage in addition
to L1 caches
–
Up to 1 Mbyte per L2 cache
•
Machine Check Architecture
–
Includes hardware scrubbing of major
ECC-protected arrays
Publication #
43042
Issue Date:
May 2007
•
Power Management
–
–
–
Socket AM2 Specific Features
•
Refer to the Socket AM2 Processor Functional
Data Sheet, order# 31117, for functional and
mechanical details of socket AM2 processors.
•
Refer to the AMD NPT 0Fh Family Processor
Electrical Data Sheet, order# 31119, for
electrical details of socket AM2 processors.
•
Electrical Interfaces
–
–
–
•
Packaging
–
–
–
–
•
Integrated Memory Controller
–
–
–
–
Revision:
3.00
Advanced Micro Devices
Multiple low-power states including C1E
System Management Mode (SMM)
ACPI-compliant, including support for processor
performance states
HyperTransport™ technology: LVDS-like
differential, unidirectional
DDR2 SDRAM: SSTL_1.8 per JEDEC
specification
Clock, reset, and test signals also use DDR2
SDRAM-like electrical specifications
Lidded micro PGA
31 x 31 grid array
1.27-mm pin pitch
Compliant with RoHS (EU Directive 2002/95/EC)
with lead used only in small amounts in specifically
exempted applications
Low-latency, high-bandwidth
144-bit DDR2 SDRAM controller operating at up
to 400 MHz
Supports up to four unbuffered DIMMs
ECC checking with double-bit detect and single-bit
correct