Cypress Semiconductor CY7C1215H Arkusz specyfikacji - Strona 5

Przeglądaj online lub pobierz pdf Arkusz specyfikacji dla Sprzęt komputerowy Cypress Semiconductor CY7C1215H. Cypress Semiconductor CY7C1215H 16 stron. Cypress 1-mbit (32k x 32) pipelined sync sram specification sheet

Drukuj stronę
Interleaved Burst Address Table
(MODE = Floating or V
First
Second
Address
Address
A
, A
A
, A
1
0
1
0
00
01
01
00
10
11
11
10
ZZ Mode Electrical Characteristics
Parameter
I
Sleep mode standby current
DDZZ
t
Device operation to ZZ
ZZS
t
ZZ recovery time
ZZREC
t
ZZ Active to sleep current
ZZI
t
ZZ Inactive to exit sleep current
RZZI
[2, 3, 4, 5, 6]

Truth Table

Next Cycle
Add. Used
Unselected
None
Unselected
None
Unselected
None
Unselected
None
Unselected
None
Begin Read
External
Begin Read
External
Continue Read
Next
Continue Read
Next
Continue Read
Next
Continue Read
Next
Suspend Read
Current
Suspend Read
Current
Suspend Read
Current
Suspend Read
Current
Begin Write
Current
Begin Write
Current
Begin Write
External
Continue Write
Next
Notes:
2. X = "Don't Care." H = Logic HIGH, L = Logic LOW.
3. WRITE = L when any one or more Byte Write Enable signals (BW
(BW
,BW
,BW
,BW
), BWE, GW = H.
A
B
C
D
4. The DQ pins are controlled by the current cycle and the OE signal. OE is asynchronous and is not sampled with the clock.
5. The SRAM always initiates a Read cycle when ADSP is asserted, regardless of the state of GW, BWE, or BW
after the ADSP or with the assertion of ADSC. As a result, OE must be driven HIGH prior to the start of the Write cycle to allow the outputs to Tri-State. OE is a
don't care for the remainder of the Write cycle
6. OE is asynchronous and is not sampled with the clock rise. It is masked internally during Write cycles. During a Read cycle all data bits are Tri-State when OE
is inactive or when the device is deselected, and all data bits behave as output when OE is active (LOW).
Document #: 38-05666 Rev. *B
)
DD
Third
Fourth
Address
Address
A
, A
A
, A
1
0
1
0
10
11
11
10
00
01
01
00
Description
ZZ
CE
CE
CE
1
2
L
H
X
L
L
X
L
L
L
L
L
X
L
L
L
L
L
H
L
L
H
L
X
X
L
X
X
L
H
X
L
H
X
L
X
X
L
X
X
L
H
X
L
H
X
L
X
X
L
H
X
L
L
H
L
X
X
,BW
A
Linear Burst Address Table
(MODE = GND)
First
Second
Address
Address
A
, A
A
1
0
1
00
01
01
10
10
11
11
00
Test Conditions
ZZ > V
– 0.2V
DD
ZZ > V
– 0.2V
DD
ZZ < 0.2V
This parameter is sampled
This parameter is sampled
ADSP
ADSC
ADV
3
X
X
L
X
H
L
X
X
X
L
X
X
H
H
L
X
X
H
L
X
L
L
X
X
L
H
L
X
X
H
H
L
X
H
H
L
X
X
H
L
X
X
H
L
X
H
H
H
X
H
H
H
X
X
H
H
X
X
H
H
X
H
H
H
X
X
H
H
L
H
H
X
X
H
H
H
,BW
,BW
) and BWE = L or GW = L. WRITE = H when all Byte Write Enable signals
B
C
D
[A:D]
CY7C1215H
Third
Fourth
Address
Address
, A
A
, A
A
0
1
0
10
11
00
01
Min.
Max.
40
2t
CYC
2t
CYC
2t
CYC
0
OE
DQ
X
Tri-State
X
Tri-State
X
Tri-State
X
Tri-State
X
Tri-State
X
Tri-State
X
Tri-State
H
Tri-State
L
DQ
H
Tri-State
L
DQ
H
Tri-State
L
DQ
H
Tri-State
L
DQ
X
Tri-State
X
Tri-State
X
Tri-State
X
Tri-State
. Writes may occur only on subsequent clocks
Page 5 of 15
, A
1
0
11
00
01
10
Unit
mA
ns
ns
ns
ns
Write
X
X
X
X
X
X
Read
Read
Read
Read
Read
Read
Read
Read
Read
Write
Write
Write
Write
[+] Feedback