Cypress Semiconductor STK14C88-5 Arkusz specyfikacji - Strona 3
Przeglądaj online lub pobierz pdf Arkusz specyfikacji dla Sprzęt komputerowy Cypress Semiconductor STK14C88-5. Cypress Semiconductor STK14C88-5 18 stron. 256 kbit (32k x 8) autostore nvsram
Drukuj stronę
Device Operation
The STK14C88-5 nvSRAM is made up of two functional compo-
nents paired in the same physical cell. These are an SRAM
memory cell and a nonvolatile QuantumTrap cell. The SRAM
memory cell operates as a standard fast static RAM. Data in the
SRAM is transferred to the nonvolatile cell (the STORE
operation) or from the nonvolatile cell to SRAM (the RECALL
operation). This unique architecture enables the storage and
recall of all cells in parallel. During the STORE and RECALL
operations, SRAM READ and WRITE operations are inhibited.
The STK14C88-5 supports unlimited reads and writes similar to
a typical SRAM. In addition, it provides unlimited RECALL opera-
tions from the nonvolatile cells and up to one million STORE
operations.
SRAM Read
The STK14C88-5 performs a READ cycle whenever CE and OE
are LOW while WE and HSB are HIGH. The address specified
on pins A
determines the 32,768 data bytes accessed. When
0–14
the READ is initiated by an address transition, the outputs are
valid after a delay of t
(READ cycle 1). If the READ is initiated
AA
by CE or OE, the outputs are valid at t
is later (READ cycle 2). The data outputs repeatedly respond to
address changes within the t
AA
transitions on any control input pins, and remains valid until
another address change or until CE or OE is brought HIGH, or
WE or HSB is brought LOW.
SRAM Write
A WRITE cycle is performed whenever CE and WE are LOW and
HSB is HIGH. The address inputs must be stable prior to entering
the WRITE cycle and must remain stable until either CE or WE
goes HIGH at the end of the cycle. The data on the common IO
pins DQ
are written into the memory if it has valid t
0–7
the end of a WE controlled WRITE or before the end of an CE
controlled WRITE. Keep OE HIGH during the entire WRITE cycle
to avoid data bus contention on common IO lines. If OE is left
LOW, internal circuitry turns off the output buffers t
goes LOW.
AutoStore Operation
The STK14C88-5 stores data to nvSRAM using one of three
storage operations:
1. Hardware store activated by HSB
2. Software store activated by an address sequence
3. AutoStore on device power down
AutoStore operation is a unique feature of QuantumTrap
technology and is enabled by default on the STK14C88-5.
During normal operation, the device draws current from V
charge a capacitor connected to the V
charge is used by the chip to perform a single STORE operation.
If the voltage on the V
pin drops below V
CC
automatically disconnects the V
operation is initiated with power provided by the V
Figure 3
shows the proper connection of the storage capacitor
(V
) for automatic store operation. A charge storage capacitor
CAP
Document Number: 001-51038 Rev. **
or at t
, whichever
ACE
DOE
access time without the need for
, before
SD
after WE
HZWE
CC
pin. This stored
CAP
, the part
SWITCH
pin from V
. A STORE
CAP
CC
capacitor.
CAP
having a capacitor of between 68uF and 220uF (+ 20%) rated at
6V should be provided. The voltage on the V
5V by a charge pump internal to the chip. A pull up is placed on
WE to hold it inactive during power up.
Figure 3. AutoStore Mode
In system power mode, both V
+5V power supply without the 68 μF capacitor. In this mode, the
AutoStore function of the STK14C88-5 operates on the stored
system charge as power goes down. The user must, however,
guarantee that V
does not drop below 3.6V during the 10 ms
CC
STORE cycle.
To reduce unnecessary nonvolatile stores, AutoStore and
Hardware Store operations are ignored, unless at least one
WRITE operation has taken place since the most recent STORE
or RECALL cycle. Software initiated STORE cycles are
performed regardless of whether a WRITE operation has taken
place. An optional pull-up resistor is shown connected to
The HSB signal is monitored by the system to detect if an
AutoStore cycle is in progress.
If the power supply drops faster than 20 us/volt before Vcc
reaches V
, then a 2.2 ohm resistor should be connected
SWITCH
between V
and the system supply to avoid momentary excess
CC
of current between V
CC
AutoStore Inhibit mode
If an automatic STORE on power loss is not required, then V
is tied to ground and + 5V is applied to V
the AutoStore Inhibit mode, where the AutoStore function is
to
disabled. If the STK14C88-5 is operated in this configuration,
references to V
are changed to V
CC
sheet. In this mode, STORE operations are triggered through
software control or the HSB pin. To enable or disable Autostore
using an I/O port pin see
change between these three options" on the fly".
STK14C88-5
pin is driven to
CAP
and V
are connected to the
CC
CAP
and V
.
CAP
(Figure
CAP
throughout this data
CAP
""
on page
5.
It is not permissible to
Page 3 of 17
HSB.
CC
4). This is
[+] Feedback