Cypress Semiconductor STK15C88 Arkusz specyfikacji - Strona 2

Przeglądaj online lub pobierz pdf Arkusz specyfikacji dla Sprzęt komputerowy Cypress Semiconductor STK15C88. Cypress Semiconductor STK15C88 16 stron. 256 kbit (32k x 8) powerstore nvsram

Drukuj stronę

Pin Configurations

Table 1. Pin Definitions - 28-Pin SOIC
Pin Name
Alt
IO Type
A
–A
Input
0
14
DQ
-DQ
Input or
0
7
Output
Input
WE
W
Input
CE
E
Input
OE
G
V
Ground
SS
V
Power Supply Power Supply Inputs to the Device.
CC
Document Number: 001-50593 Rev. **
Figure 1. Pin Diagram - 28-Pin SOIC
Address Inputs. Used to select one of the 32,768 bytes of the nvSRAM.
Bidirectional Data IO lines. Used as input or output lines depending on operation.
Write Enable Input, Active LOW. When the chip is enabled and WE is LOW, data on the
IO pins is written to the specific address location.
Chip Enable Input, Active LOW. When LOW, selects the chip. When HIGH, deselects the
chip.
Output Enable, Active LOW. The active LOW OE input enables the data output buffers
during read cycles. Deasserting OE HIGH causes the IO pins to tri-state.
Ground for the Device. The device is connected to ground of the system.
Description
STK15C88
Page 2 of 15
[+] Feedback