Dell Networking N3024 Atualização de firmware - Página 18
Procurar online ou descarregar pdf Atualização de firmware para Interruptor Dell Networking N3024. Dell Networking N3024 21 páginas. Expansion modules for dell networking switches
Também para Dell Networking N3024: Manual de referência (17 páginas)
Imprimir página
Upgrade Procedure Dell™ Networking
N2024/N2024P/N2048/N2048P/N3024/N3024F/N3024P/N3048/N3048P
Switches
Enter Gateway IP []:10.10.10.254
Enter Filename []:N3000_N2000v6.0.1.3.stk
Do you want to continue? Press(Y/N):
Bringing up eth0 interface...done.
Adding default gateway 10.10.10.254 to the Routing Table...done.
Erasing /dev/mtd7!!!
Erasing 128 Kibyte @ 17e0000 -- 99 % complete.
Updating code file...done.
Code Update Instructions Found!
Critical components modified on Active Partition -- System Reboot Recommended!
Reboot? (Y/N): y
Rebooting...
starting pid 11
syncing filesystems....This may take a few moments
Rebooting system!
Reference platform resetting ...
starting pid 85
syncing filesystems....This may take a few moments
Rebooting system!
The system is going down NOW!
Sent SIGTERM to all processes
Sent SIGKILL to all processes
Requesting system reboot
U-Boot SPL 2012.10-00075-g9766807 (Oct 10 2013 - 13:38:25)
BENCH SCREENING TEST1
=========================================
IPROC_XGPLL_CTRL_3: 0x15400000
IPROC_XGPLL_STATUS: 0x800002b4
DCO code: 43
PASS
=========================================
DEV ID= 0000dc14
SKU ID = 0x0
DDR type: DDR3
MEMC 0 DDR speed = 800MHz
ddr_init2: Calling soc_ddr40_set_shmoo_dram_config
ddr_init2: Calling soc_ddr40_phy_calibrate
C01. Check Power Up Reset_Bar
C02. Config and Release PLL from reset
C03. Poll PLL Lock
C04. Calibrate ZQ (ddr40_phy_calib_zq)
C05. DDR PHY VTT On (Virtual VTT setup) DISABLE all Virtual VTT
C06. DDR40_PHY_DDR3_MISC
C07. VDL Calibration
C07.1
C07.2
C07.4
C07.4.1
C07.4.4
VDL calibration result: 0x30000003 (cal_steps = 0)
C07.4.5
C07.4.6
C07.5
C08. DDR40_PHY_DDR3_MISC : Start DDR40_PHY_RDLY_ODT....
C09. Start ddr40_phy_autoidle_on (MEM_SYS_PARAM_PHY_AUTO_IDLE) ....
C10. Wait for Phy Ready
Programming controller register
ddr_init2: Calling soc_ddr40_shmoo_ctl
Validate Shmoo parameters stored in flash ..... OK
Press Ctrl-C to run Shmoo ..... skipped
y
Page 15