HP StorageWorks 1000 - Modular Smart Array Resumo da tecnologia - Página 12

Procurar online ou descarregar pdf Resumo da tecnologia para Interruptor HP StorageWorks 1000 - Modular Smart Array. HP StorageWorks 1000 - Modular Smart Array 15 páginas. Power supply, computer
Também para HP StorageWorks 1000 - Modular Smart Array: Manual da rede (8 páginas), Lista de apoio (34 páginas), Manual de prevenção de erros (12 páginas), Livro Branco Técnico (12 páginas), Atualização do firmware (9 páginas), Visão geral (20 páginas), Manual de instalação (2 páginas), Números de telefone de apoio (19 páginas), Manual de referência (48 páginas), Manual de Administração (40 páginas), Nota de lançamento (13 páginas), Instruções de início rápido (8 páginas), Manual de início rápido (7 páginas), Nota de lançamento (5 páginas), Instruções de substituição (4 páginas), Livro Branco (13 páginas), Especificação rápida (17 páginas), Especificação (49 páginas), Manual de iniciação (34 páginas), Instalação (4 páginas), Manual de instalação (18 páginas), Manual de instruções de desmontagem (9 páginas), Manual de programação (8 páginas)

HP StorageWorks 1000 - Modular Smart Array Resumo da tecnologia
Table 3. Thermal Design Power versus Average CPU Power
Thermal Design Power (watts)
137
115
75

Independent and combined memory channel modes

The Quad-Core AMD Opteron processor includes two DRAM controllers that support DDR2 DIMMs.
Each DRAM controller controls one 64-bit DDR DIMM channel that connects to a series of DIMMs.
The DRAM controllers can be configured to behave as a single channel (called ganged, or
combined, mode) or as two channels (called unganged, or independent, mode). Configuring the
DRAM controllers in unganged mode creates two 64-bit logical DIMMs, each equivalent to one 64-
bit physical DIMM. Configuring the DRAM controllers in ganged mode creates one 128-bit logical
DIMM. Each physical DIMM of a 128-bit logical DIMM must be identical (same size and same
timing parameters).
The configuration requirements for the DRAM controllers and DIMMs are as follows:
• Both DRAM controllers must be programmed to the same frequency. All DIMMs must operate at
the same memory clock frequency, regardless of the channel on which they are connected.
• The DRAM controllers do not support mixing unbuffered and registered DIMMs on the same
channel or between channels.
• The DRAM controllers do not support mixing ECC and non-ECC DIMMs on the same channel
or between channels.

Six-Core AMD Opteron processors

AMD introduced the six-core Opteron processor, formerly code-named "Istanbul," in June 2009.
According to AMD, the six-core Opteron processor (Figure 6) operates within the same power and
thermal envelope as the Quad-Core Opteron processor. However, it provides a 20% to 50%
performance increase, specifically for virtualization, database, and high-performance computing
applications. The six-core processor includes several innovations:
• A dedicated 64-KB L1 cache and 512-KB L2 cache for each core
• A 6-MB L3 cache shared among all cores
• 45 nm silicon process technology
• Support for DDR2 memory
• HyperTransport™ 3 technology
• HyperTransport (HT) Assist technology
• AMD Smart Fetch Technology
• Enhanced AMD PowerNow! with Independent Dynamic Core Technology and Dual Dynamic
Power Management
• AMD-V™ with Rapid Virtualization Indexing
Average CPU Power (watts)
105
75
55
12