Digilent Basys 2 Manual de referência - Página 11

Procurar online ou descarregar pdf Manual de referência para Hardware informático Digilent Basys 2. Digilent Basys 2 12 páginas. Fpga board

Imprimir página
Digilent Basys 2 Manual de referência
Basys2™ FPGA Board Reference Manual
8
FPGA Pin Definitions
The table below shows all pin definitions for the Spartan-3E on the Basys 2 board. Pins in grey boxes are not
available to the user.
Pin
Signal
Pin
Signal
C12
JD1
P11
A13
JD2
M2
USB-DB1
A12
NC
N2
USB-DB0
B12
NC
M9
B11
NC
N9
C11
BTN1
M10
C6
JB1
N10
B6
JB2
M11
C5
JB3
N11
B5
JA4
P12
C4
NC
N3
B4
SW3
M6
A3
JA2
P6
A10
JC3
P7
C9
JC4
M4
B9
JC2
N4
A9
JC1
M5
B8
MCLK
N5
C8
RCCLK
G14
A7
BTN3
G13
B7
JB4
F12
P4
LD6
K13
9

Built-In Self Test

The Basys 2 board comes preloaded with a simple self test/demonstration project stored in its ROM. The demo
project (available at the website) shows how the Xilinx CAD tools connect FPGA signals to Basys 2 circuits. Since the
project is stored in ROM, it can also be used to check board functions. To run the demo, set the ROM/USB jumper
(JP3) to ROM and apply power to the board; the seven-segment display will show counting digits, the switches will
turn on individual LEDs, the buttons will turn off individual digits on the seven segment display, and a test pattern
is driven on the VGA port.
Copyright Digilent, Inc. All rights reserved.
Other product and company names mentioned may be trademarks of their respective owners.
FPGA pin definition table color key
Grey
Not available to user
Green
User I/O devices
Yellow
Data ports
Tan
Pmod port signals
Blue
USB signals
Basys 2 Spartan-3E pin definitions
Pin
Signal
SW0
N14
CC
N13
DP
M13
AN2
NC
M12
CG
NC
L14
CA
NC
L13
CF
NC
F13
RED2
LD1
F14
GRN0
CD
D12
JD4
CE
D13
RED1
SW7
C13
JD3
UCLK
C14
RED0
LD3
G12
BTN0
LD2
K14
AN3
BTN2
J12
AN1
LD5
J13
BLU2
LD0
J14
HSYNC
LD4
H13
BLU1
GRN2
H12
CB
GRN1
J3
JA3
AN0
K3
SW2
VSYNC
B1
PS2C
Pin
Signal
Pin
B2
JA1
P8
C2
USB-WRITE
N7
C3
PS2D
N6
D1
NC
N12
D2
USB-WAIT
P13
L2
USB-DB4
A1
L1
USB-DB3
N8
M1
USB-DB2
N1
L3
SW1
P1
E2
SW6
B3
F3
SW5
A4
F2
USB-ASTB
A8
F1
USB-DSTB
C1
G1
LD7
C7
G3
SW4
C10
H1
USB-DB6
E3
H2
USB-DB5
E14
H3
USB-DB7
G2
B14
TMS
H14
B13
TCK-FPGA
J1
A2
TDO-USB
K12
A14
TDO-S3
M3
Signal
Pin
Signal
MODE0
M7
GND
MODE1
P5
GND
MODE2
P10
GND
CCLK
P14
GND
DONE
A6
VDDO-3
PROG
B10
VDDO-3
DIN
E13
VDDO-3
INIT
M14
VDDO-3
NC
P3
VDDO-3
GND
M8
VDDO-3
GND
E1
VDDO-3
GND
J2
VDDO-3
GND
A5
VDDO-2
GND
E12
VDDO-2
GND
K1
VDDO-2
GND
P9
VDDO-2
GND
A11
VDDO-1
GND
D3
VDDO-1
GND
D14
VDDO-1
GND
K2
VDDO-1
GND
L12
VDDO-1
GND
P2
VDDO-1
Page 11 of 12