digitalview IE-1000 Manual - Página 10
Procurar online ou descarregar pdf Manual para Hardware informático digitalview IE-1000. digitalview IE-1000 20 páginas. Image enhancer add-on board
Imprimir páginaCN1 – LVDS signal input connector: Hirose, DF13A-40DP-1.25DSA (Matching type : DF13-40DS-1.25C)
PIN
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
CN2 – Additional panel power input connector : HIROSE D13-20DP-1.25 (Matching type : DF13-20DS-1.25C)
PIN
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
Specifications subject to change without notice
© Digital View Ltd – Doc Ver 1.4: 26 March, 2009 (IE-1000 -2X manual.doc)
SYMBOL
LVDS_IN_A0+
LVDS_IN_A0-
LVDS_IN_A1+
LVDS_IN_A1-
OP1
OP2
LVDS_IN_A2+
LVDS_IN_A2-
LVDS_IN_A3+
LVDS_IN_A3-
LVDS_IN_A4+
LVDS_IN_A4-
LVDS_IN_AC+
LVDS_IN_AC-
LVDS_IN_B4+
LVDS_IN_B4-
LVDS_IN_B0+
LVDS_IN_B0-
LVDS_IN_B1+
LVDS_IN_B1-
OP3
OP4
LVDS_IN_B2+
LVDS_IN_B2-
LVDS_IN_B3+
LVDS_IN_B3-
GND
GND
LVDS_IN_BC+
LVDS_IN_BC-
GND
GND
VLCD_LV
VLCD_LV
VLCD_LV
VLCD_LV
NC
VLCD_HV
VLCD_HV
VLCD_HV
SYMBOL
VLCD_LV
VLCD_LV
VLCD_LV
VLCD_LV
VLCD_LV
VLCD_LV
GND
GND
GND
GND
GND
GND
GND
GND
VLCD_HV
VLCD_HV
VLCD_HV
VLCD_HV
VLCD_HV
VLCD_HV
DESCRIPTION
Positive differential LVDS data bit A0
Negative differential LVDS data bit A0
Positive differential LVDS data bit A1
Negative differential LVDS data bit A1
Reserved
Reserved
Positive differential LVDS data bit A2
Negative differential LVDS data bit A2
Positive differential LVDS data bit A3
Negative differential LVDS data bit A3
Positive differential LVDS data bit A4
Negative differential LVDS data bit A4
Positive LVDS clock for A channel
Negative LVDS clock for A channel
Positive differential LVDS data bit B4
Negative differential LVDS data bit B4
Positive differential LVDS data bit B0
Negative differential LVDS data bit B0
Positive differential LVDS data bit B1
Negative differential LVDS data bit B1
Reserved
Reserved
Positive differential LVDS data bit B2
Negative differential LVDS data bit B2
Positive differential LVDS data bit B3
Negative differential LVDS data bit B3
Ground
Ground
Positive LVDS clock for B channel
Negative LVDS clock for B channel
Ground
Ground
Panel power supply (3,3V/5V) from front end controller
Panel power supply (3,3V/5V) from front end controller
Panel power supply (3,3V/5V) from front end controller
Panel power supply (3,3V/5V) from front end controller
No connection
Panel power supply (+12V/18V) from front end controller
Panel power supply (+12V/18V) from front end controller
Panel power supply (+12V/18V) from front end controller
DESCRIPTION
Panel power supply (3,3V/5V) from front end controller
Panel power supply (3,3V/5V) from front end controller
Panel power supply (3,3V/5V) from front end controller
Panel power supply (3,3V/5V) from front end controller
Panel power supply (3,3V/5V) from front end controller
Panel power supply (3,3V/5V) from front end controller
Ground
Ground
Ground
Ground
Ground
Ground
Ground
Ground
Panel power supply (+12V/18V) from front end controller
Panel power supply (+12V/18V) from front end controller
Panel power supply (+12V/18V) from front end controller
Panel power supply (+12V/18V) from front end controller
Panel power supply (+12V/18V) from front end controller
Panel power supply (+12V/18V) from front end controller
10 of 19
Page