Sony STR-DA333ES - Fm Stereo/fm-am Receiver Manual de serviço - Página 15

Procurar online ou descarregar pdf Manual de serviço para Sistema estéreo Sony STR-DA333ES - Fm Stereo/fm-am Receiver. Sony STR-DA333ES - Fm Stereo/fm-am Receiver 18 páginas. Fm stereo fm-am receiver
Também para Sony STR-DA333ES - Fm Stereo/fm-am Receiver: Contexto técnico (38 páginas), Garantia limitada (1 páginas)

Sony STR-DA333ES - Fm Stereo/fm-am Receiver Manual de serviço
STR-DA333ES/DA555ES

5-25. IC BLOCK DIAGRAMS

IC1101 CXD8495AQ (DIGITAL BOARD)
36
35
34
LD/DQSY
37
SRDT
38
D0
39
DI/SWDT
40
CE/XLAT
41
42
CL/SCLK
D VDD
43
44
DIN1
DATA
DIN2
45
DEMODULATOR
DIN3
46
DIN4
47
DGND
48
1
2
3
IC1106 CS4926 (DIGITAL BOARD)
CMPREQ,LRCKN2
29
CLK IN
30
CLKSEL
31
PLL
FILTD
32
CLOCK
FILTS
33
MANAGER
VDDA
34
VSSA
35
RAM
RESET
36
INPUT BUFFER
DD
37
DC
38
ROM
PROGRAM MEMORY
PROGRAM MEMORY
STC
ROM
DATA MEMORY
OUTPUT BUFFER
OUTPUT
FORMATTER
39
40
41
42
43
33
32
31
30
29
28
27
26
25
TIMING
X' TAL
GENERATOR
OSC
24
D GND
23
SBCK
MUTING
22
SFSY
OUTPUT
21
PW
ERROR LOCK
DETECTION
20
SBSY
19
D VDD
18
VCO
17
V IN
16
A GND
15
R
14
A VDD
13
N.C.
TEST
4
5
6
7
8
9
10
11
12
28
27
26 25 24 23 22
21
20
19
18
COMPRESSED
DIGITAL
DATA INPUT
AUDIO
INTERFACE
INPUT
SP DIF
INTERFACE
RECEIVER
17
DATA0,EMAD0,GPIO0
16
DATA1,EMAD1,GPIO1
FRAMER SHIFTER
INPUT BUFFER CONTROLLER
15
DATA2,EMAD2,GPIO2
14
DATA3,EMAD3,GPIO3
PARALLEL
13
VSS2
or
12
VDD2
SERIAL
HOST
11
DATA4,EMAD4,GPIO4
INTERFACE
10
DATA5,EMAD5,GPIO5
RAM
24-Bit
9
DATA6,EMAD6,GPIO6
DSP
8
DATA7,EMAD7,GPIO7
RAM
PROCESSING
7
DATA MEMORY
A0,SCCLK
RAM
44
1
2
3
4
5
6
– 59 –
IC1109 TC74VHC393FT(EL) (DIGITAL BOARD)
14
13
12
11
10
9
8
VCC
Q
Q
Q
Q
A
B
C
D
A
CLEAR
CLEAR
A
Q
Q
Q
Q
A
B
C
D
GND
1
2
3
4
5
6
7
IC1202 AK4324-VF-E2 (DIGITAL BOARD)
DVSS
1
DVDD
2
CKS
3
CLOCK
DIVIDER
MCLK
4
PD
5
BICK
6
SERIAL INPUT
SDATA
7
INTERFACE
LRCK
8
SMUTE
9
DFS
10
DEM0
11
DEEMPHASIS
CONTROL
DEM1
12
IC1210 AK5352-VF-E2 (DIGITAL BOARD)
5
4
12
13
24
VREF
3
Voltage
Reference
AINL+
6
Modulator
AINL–
7
AINR+
1
Modulator
AINR–
2
IC3310 TC74HC151AF (DIGITAL BOARD)
D3
1
16
V
CC
D2
2
D2
D3
D4
15
D4
D1
3
D1
D5
14
D5
D0
4
D0
D6
13
D6
Y
5
Y
D7
12
D7
6
11
XY
W
A
A
OE
7
S
C
B
10
B
8
9
GND
C
24
DZFL
23
DZFR
22
AVDD
21
VREF
AVSS
20
∆∑
19
AOUTL+
8x
SCF
INTERPOLATOR
MODULATOR
18
AOUTL–
∆∑
8x
17
AOUTR+
SCF
INTERPOLATOR
MODULATOR
16
AOUTR–
15
DIF2
14
DIF1
13
DIF0
22
17
15
23
18
19
20
Serial Output
Clock Divider
21
SDATA
Interface
Digital Decimation
Filter
16
9
8
10
11
14
– 60 –