Dell PowerEdge C6220 Техническое руководство - Страница 15

Просмотреть онлайн или скачать pdf Техническое руководство для Сервер Dell PowerEdge C6220. Dell PowerEdge C6220 35 страниц. Lamp reference architecture centos 6.2
Также для Dell PowerEdge C6220: Руководство по портфолио (27 страниц), Руководство по установке (26 страниц)

Dell PowerEdge C6220 Техническое руководство

3 Processor

The Intel Xeon processor E5-2600 product family is at the heart of a flexible and efficient data
center that meets your diverse needs. These engineering marvels are designed to deliver the
best combination of performance, built-in capabilities and cost effectiveness. From
virtualization and cloud computing to design automation or real-time financial transactions,
you can expect better-than-ever performance. I/O latency is dramatically reduced with Intel
Integrated I/O, which helps you to eliminate data bottlenecks, streamline your operations and
increase your agility. The Intel Xeon processor E5-2600 product family — versatile processers
at the heart of today's data center.

Processor features

Table 6 highlights the features of the Intel Xeon processor E5-2600 product family.
Table 6.
Feature
Intel Xeon E5-2600 microarchitecture
Intel Advanced Vector Extensions (AVX)
Intel Turbo Boost 2.0 technology
40 lanes of integrated PCIe
High bandwidth, low latency, bidirectional
ring interconnect
Intel Hyper-Threading technology
Integrated memory controller with four
channels of DDR3 and 46b physical
addressing
For more information on the Intel Xeon processor E5-2600 product family, visit Intel.com.
15
PowerEdge C6220 Technical Guide
Intel Xeon processor E5-2600 product family features
Benefits
32 nm process for greater performance per watt
Delivers up to 2X the floating point throughput
Extends SSE FP instruction set to 256 bit operand size
Intel AVX extends all 16 XMM registers to 256 bits
New, non-destructive source syntax
VADDPS ymm1, ymm2, ymm3
New operations to enhance vectorization
Broadcasts
Masked load and store
Delivers more turbo upside potential
Allows >TDP operation for short bursts
Better I/O latency and bandwidth
Allows faster access to the 20MB multi-banked last level
cache
Enables up to 16 computational threads
Facilitate greater memory capacity
2.3x the memory bandwidth of the previous generation