DG NVMe-IP Demo Talimatları - Sayfa 12

Anakart DG NVMe-IP için çevrimiçi göz atın veya pdf Demo Talimatları indirin. DG NVMe-IP 20 sayfaları. Linux demo
Ayrıca DG NVMe-IP için: Talimatlar (18 sayfalar)

Sayfayı Yazdır
dg_nvmeip_instruction_en.doc
10) Check LED status on FPGA board. The description of LED is as follows.
GPIO LED
0/D4
1/R/D5
2/C/D6
3/L/D7
11) After programming completely, LED[0] and LED[1] are ON during PCIe initialization
process. Then, LED[1] is OFF to show that PCIe completes initialization process. After
that, system is ready to receive command from user. PCIe speed is displayed on the
console and then Main menu is displayed, as shown in Figure 2-16.
Figure 2-16 LED status after program configuration file and PCIe initialization complete
30-Nov-17
ON
Normal operation
System is busy
IP Error detect
Data verification fail Normal operation
Table 2-1 LED Definition
ZC706
ZCU106
Figure 2-15 4-bit LED Status for user output
ZC706
ZCU106
Clock is not locked or reset button is pressed
Idle status
Normal operation
KC705/VC707/VC709/KCU105
Zynq Mini ITX
KC705/VC707/VC709/KCU105
Zynq Mini ITX
OFF
Page 12