CIRCUIT DESIGN STD-302N-R Kullanım Kılavuzu - Sayfa 5

Alıcı-Verici CIRCUIT DESIGN STD-302N-R için çevrimiçi göz atın veya pdf Kullanım Kılavuzu indirin. CIRCUIT DESIGN STD-302N-R 19 sayfaları. 419mhz uhf narrow band radio transceiver
Ayrıca CIRCUIT DESIGN STD-302N-R için: Kullanım Kılavuzu (18 sayfalar), Kullanım Kılavuzu (18 sayfalar)

Sayfayı Yazdır
Receiver part
Item
Receiver type
1st IF frequency
2nd IF frequency
Maximum input level
BER (0 error/2556 bits)
*2
BER (1 % error)
Sensitivity 12dB/ SINAD
Spurious response rejection
Adjacent CH selectivity
*4
Intermodulation
DO output level
RSSI rising time
Time until valid Data-out
Spurious radiation
RSSI
Notice
The time required until a stable DO is established may get longer due to the possible frequency drift
caused by operation environment changes, especially when switching from TX to RX, from RX to TX and
changing channels. Please make sure to optimize the timing. The recommended preamble is more than
20 ms.
Antenna connection is designed as pin connection.
RF output power, sensitivity, spurious emission and spurious radiation levels may vary with the pattern
used between the RF pin and the coaxial connection. Please make sure to verify those parameters
before use.
The feet of the shield case should be soldered to the wide GND pattern to avoid any change in
characteristics.
Notes about the specification values
*1 BER: RF level where no error per 2556 bits is confirmed with the signal of PN9 and 9600 bps.
*2 BER (1 % error): RF level where 1% error per 2556 bits is confirmed with the signal of PN9 and 9600 bps.
*3 Spurious response, CH selectivity: Jamming signal used in the measurement is unmodulated.
*4 Intermodulation: Ratio between the receiver input level with BER 1% and the signal level (PN9 9600 bps)
added at the points of 'Receiving frequency - 200 kHz ' + ' Receiving frequency -100kHz' with which BER 1%
is achieved.
*5 Time until valid Data-out: Valid DO is determined at the point where Bit Error Rate meter starts detecting
the signal of 9600bps, 1010 repeated signal.
All specifications are specified based on the data measured in a shield room using the PLL setting controller
board prepared by Circuit Design.
Measuring equipment:
SG=ANRITUS communication analyzer MT2605
Spectrum analyzer = ANRITSU MS2663G
BER measure = ANRITSU MP1201G
OG_STD-302N-R-458M_v12e
MIN
Double superheterodyne
MHz
kHz
dBm
*1
dBm
-107
dBm
dBm
*3
dB
*3
dB
dB
V
0
ms
*5
ms
dBm
mV
180
TYP
MAX
Remarks
21.7
450
10
-110
At 458.85MHz PN 9 9600bps
-116
At 458.85MHz PN 9 9600bps
-119
fm1 k/ dev 2.75 kHz CCITT
65
1 st Mix, 2 signal method, 1 % error
60
2 nd Mix, 2 signal method, 1 % error
50
+/- 25 kHz, 2 signal method, 1 % error
50
2 signal method, 1 % error
2.8
L = GND H = 2.8 V
30
50
CH shift of 25 kHz (from PLL setup)
50
70
When power ON (from PLL setup)
50
100
CH shift of 25 kHz (from PLL setup)
70
120
When power ON (from PLL setup)
-57
Below 1000 MHz
-47
Above 1000 MHz
230
280
With -113 dBm at 458.85MHz
Specifications are subject to change without prior notice
5
OPERATION GUIDE
Circuit Design, Inc.