Cypress Semiconductor CY7C1215H Şartname Sayfası - Sayfa 11

Bilgisayar Donanımı Cypress Semiconductor CY7C1215H için çevrimiçi göz atın veya pdf Şartname Sayfası indirin. Cypress Semiconductor CY7C1215H 16 sayfaları. Cypress 1-mbit (32k x 32) pipelined sync sram specification sheet

Sayfayı Yazdır
Switching Waveforms
[16, 17]
Write Cycle Timing
t CYC
CLK
t CH
t ADS
t ADH
ADSP
ADSC
t AS
t AH
ADDRESS
A1
Byte write signals are
ignored for first cycle when
ADSP initiates burst
BWE,
BW[A :D]
GW
t CES
t CEH
CE
ADV
OE
Data In (D)
High-Z
t
OEHZ
Data Out (Q)
BURST READ
Note:
17. Full width Write can be initiated by either GW LOW; or by GW HIGH, BWE LOW and BW
Document #: 38-05666 Rev. *B
(continued)
t CL
t ADS
t ADH
A2
t WES
t DS
t DH
D(A2)
D(A1)
Single WRITE
DON'T CARE
ADSC extends burst
t WEH
ADV suspends burst
D(A2 + 1)
D(A2 + 1)
D(A2 + 2)
D(A2 + 3)
BURST WRITE
UNDEFINED
LOW .
[A:D]
CY7C1215H
t ADS
t ADH
A3
t WES
t WEH
t
t
ADVS
ADVH
D(A3)
D(A3 + 1)
D(A3 + 2)
Extended BURST WRITE
Page 11 of 15
[+] Feedback