Cypress Semiconductor MoBL-USB CY7C68000A Şartname Sayfası - Sayfa 8

Bilgisayar Donanımı Cypress Semiconductor MoBL-USB CY7C68000A için çevrimiçi göz atın veya pdf Şartname Sayfası indirin. Cypress Semiconductor MoBL-USB CY7C68000A 16 sayfaları. Tx2 usb 2.0 utmi transceiver

Sayfayı Yazdır

Table 1. Pin Descriptions (continued)

QFN VFBGA

Name

RXValid

RXActive

RXError

ValidH

DataBus16_8

XTALIN

XTALOUT

Uni_Bidi

GND

Reserved

Document #: 38-08052 Rev. *G

Type

Default

Output

Receive Data Valid This signal indicates that the DataOut bus has valid

data. The Receive Data Holding Register is full and ready to be unloaded.

The SIE is expected to latch the DataOut bus on the clock edge.

Output

Receive Active This signal indicates that the receive state machine has

detected SYNC and is active.

RXActive is negated after a bit stuff error or an EOP is detected.

Output

Receive Error

0 Indicates no error.

1 Indicates that a receive error has been detected.

I/O

ValidH This signal indicates that the high-order eight bits of a 16-bit data

word presented on the Data bus are valid. When DataBus16_8 = 1 and

TXValid = 0, ValidH is an output, indicating that the high-order receive

data byte on the Data bus is valid. When DataBus16_8 = 1 and TXValid

= 1, ValidH is an input and indicates that the high-order transmit data byte,

presented on the Data bus by the transceiver, is valid. When

DataBus16_8 = 0, ValidH is undefined. The status of the receive

low-order data byte is determined by RXValid and are present on D0–D7.

Input

Data Bus 16_8 This signal selects between 8- and 16-bit data transfers.

1–16-bit data path operation enabled. CLK = 30 MHz.

0–8-bit data path operation enabled. When Uni_Bidi = 0, D[8:15] are un-

defined. When Uni_Bidi =1, D[0:7] are valid on TxValid and D[8:15] are

valid on RxValid. CLK = 60 MHz

Note: DataBus16_8 is static after Power-on Reset (POR) and is only

sampled at the end of Reset.

Input

N/A

Crystal Input Connect this signal to a 24 MHz parallel-resonant, funda-

mental mode crystal and 30 pF capacitor to GND.

It is also correct to drive XTALIN with an external 24 MHz square wave

derived from another clock source.

Output

N/A

Crystal Output Connect this signal to a 24 MHz parallel-resonant, funda-

mental mode crystal and 30 pF (nominal) capacitor to GND. If an external

clock is used to drive XTALIN, leave this pin open.

Input

Driving this pin HIGH enables the unidirectional mode when the 8-bit

interface is selected. Uni_Bidi is static after power-on reset (POR).

Power