Acer AL1716W Посібник з експлуатації - Сторінка 4

Переглянути онлайн або завантажити pdf Посібник з експлуатації для Монітор Acer AL1716W. Acer AL1716W 50 сторінок. Acer computer monitor user guide
Також для Acer AL1716W: Посібник користувача (17 сторінок)

Друкувати сторінку

1.3 Interface Connectors:

1.3.1 The AC inlet connector shall have an IEC/CEE22

type male power receptacle for connection to

mains power. The power cord exact type to be

supplied in the appropriate Option Kit, shall be

black have length of 1.8+/- 0.05 meters.

1.3.2 Signal connectors and cable: The analog signal

cable shall be black and 1800 mini-meters; at the

end of the analog cable shall be a molded-over,

shielded, triple row, blue color D

15 positions connector. The CPU connection

shall have captive screw locks, which will be

adequate for hand tightening. The monitor

connection may use small screws.

1.3.3 Connector pin assignment:

D-SUB

Signal

1 Red-Video

2 Green-Video

3 Blue-Video

4 GND

5 Self Test

Power Board Connector

Signal

1 GND

2 GND

3 GND

4 5.2V

5 5.2V

6 5.2V

7 5.2V

8 BKLT-EN

9 BKLT-ADJ

Flat Panel Connector

Terminal

Symbol

no.

GND

Ground

VDD

Power supply: +0.5V

VDD

Power supply: +0.5V

Reserved for supplier test point

Odd_Rin0-

- LVDS differential data input (R0-R5, G0)

Odd_Rin0+ + LVDS differential data input (R0-R5, G0)

GND

Ground

Odd_Rin1-

- LVDS differential data input (G1-G5, B0-B1)

Odd_Rin1+ + LVDS differential data input (G1-G5, B0-B1)

GND

Ground

Odd_Rin2-

- LVDS differential data input (B2-B5, NC, NC, DE)

Odd_Rin2+ + LVDS differential data input (B2-B5, NC, NC, DE)

GND

Ground

Odd_ClkIN-

- LVDS differential clock input

Odd_ClkIN+ + LVDS differential clock input

GND

Ground

Even_Rin0-

- LVDS differential data input (R0-R5, G0)

Even_Rin0+ + LVDS differential data input (R0-R5, G0)

GND

Ground

Even_Rin1-

- LVDS differential data input (G1-G5, B0-B1)

Even_Rin1+ + LVDS differential data input (G1-G5, B0-B1)

GND

Ground

Even_Rin2-

- LVDS differential data input (B2-B5, NC, NC, DE)

Even_Rin2+ + LVDS differential data input (B2-B5, NC, NC, DE)

GND

Ground

Even_ClkIN- - LVDS differential clock input

Even_ClkIN+ + LVDS differential clock input

1. Product Specification (continued)

subminiature

Signal

6 Red-GND

11 GND

7 Green-GND

12 DDC-SDL

8 Blue-GND

13 H-SYNC

9 + 5V

14 V-SYNC

10 DDC-GND

15 DDC-SCL

Function

1.4 Input Signals (Analog RGB Signal Input):

No. Symbol Item

Horizontal Frequency

Vertical Frequency

Fclk

Locked Pixel Clock Frequency

Vih

Hi Level Input

Vil

Low Level Input

Video

RGB Analog Video Level

Note 1: 2.2k to Ground, Schmitt-Triggers Input,

Supported 3.3V device H & V sync. output.

1.4.1 Video Signal Amplitudes

The three video inputs consist of Red, Green,

and Blue signals, each with its own coaxial cable

terminated at the monitor. These video signals

are analog levels, where 0V corresponds to

black, and 735 mV is the maximum signal

amplitude for the respective color, when each

signal is terminated by a nominal 75.0 ohm. For

a given monitor luminance levels are measured

using this defined video amplitude driving a

monitor meeting the termination requirements.

The signal amplitude is not to be readjusted to

compensate for variations in termination

impedance.

1.4.2 Video Signal Termination Impedance

This analog video signal termination shall be 75

ohm +/- 2% which shall be resistive with a

negligible reactive component.

1.4.3 Synchronization (Sync) Signals

The Horizontal Sync (HS) TTL signal is used to

Note

initiate the display of a horizontal line. HS may

be either active high or active low, depending

upon the timing. The Vertical Sync (VS) TTL

signal is used to initiate the display of a new

(2)

frame. VS may be either active high or active

(2)

low, depending on the timing.

(2)

1.4.4 Sync Signal Levels

(2)

The monitor must accept sync signals from both

(2)

3.3V and 5V TTL logic families. The inputs shall

sense a logic 0 when the input is 0.8V or less and

(2)

shall sense a logic 1 when the input is 2.0V or

greater. In addition to these level requirements,

there shall also be a minimum of 0.3V hysteresis

provided for noise immunity (typically by using a

Schmitt Trigger input). That is, the input level at

which the monitor actually detects a logic 0 shall

be at least 0.3V lower than the level at which it

actually detects a logic 1.

ACER AL1716W

Go to cover page

Min Normal Max

Unit Remark

kHz Minimum range

Minimum range

135

MHz

Note 1)

0.8

Note 1)

0.735 V

75Ω to Ground