Cypress CY3676 Посібник із швидкого старту - Сторінка 2
Переглянути онлайн або завантажити pdf Посібник із швидкого старту для Материнська плата Cypress CY3676. Cypress CY3676 2 сторінки.
Друкувати сторінку
• Connect J6 and J7 using SMA cables to an
Oscilloscope to evaluate the programmed
156.25 MHz LVPECL Clock
• Refer to the Example Projects in the Kit Guide to
evaluate different configurations and
for instructions on programming the device
LDO Settings
Jumper (J13)
USB Mini-B
Connector
VCXO Input (J2)
Status LED
PSoC 5LP
(CY8C5868LTI-LP039)*
© 2016 Cypress Semiconductor Corporation. All rights reserved.
All trademarks or registered trademarks referenced herein are the property of their respective owners.
002-11136 Rev.*B
QUICK START GUIDE
CY3676 EVALUATION KIT
5
CY3676 Evaluation Board Details
Main Power Supply Jumper (J1)
OE Control (J16)
Table: Jumpers Default Position
Jumper
Purpose
J1
Power on CY29412
J2
VCXO input set to GND
Termination voltage
J5
set to GND
J13
LDO output set to 3.3V
J16
OE set to GND
* Components are on the bottom-side
of the Evaluation Board
Default
Position
1 - 2
1 - 2
1 - 2
2 - 3
2 - 3
Power LED
Termination
Jumper (J5)
Differential
Clock Output
CY29412FLXI