Cypress Semiconductor MoBL CY62138F Технічна специфікація

Переглянути онлайн або завантажити pdf Технічна специфікація для Комп'ютерне обладнання Cypress Semiconductor MoBL CY62138F. Cypress Semiconductor MoBL CY62138F 11 сторінок. 2-mbit (256k x 8) static ram

Друкувати сторінку
Features
• High speed: 45 ns
• Wide voltage range: 4.5 V – 5.5 V
• Pin compatible with CY62138V
• Ultra low standby power
— Typical standby current: 1 µA
— Maximum standby current: 5 µA
• Ultra low active power
— Typical active current: 1.6 mA @ f = 1 MHz
• Easy memory expansion with CE
• Automatic power down when deselected
• CMOS for optimum speed and power
• Available in Pb-free 32-pin SOIC and 32-pin TSOP II
packages
Logic Block Diagram
CE 1
CE 2
Note
1. For best practice recommendations, refer to the Cypress application note "System Design Guidelines" at
Cypress Semiconductor Corporation
Document #: 001-13194 Rev. *A
, CE
and OE features
1
2,
DATA IN DRIVERS
A 0
A 1
A 2
A 3
A 4
A 5
256K x 8
A 6
A 7
ARRAY
A 8
A 9
A 10
A 11
COLUMN DECODER
WE
OE
•
198 Champion Court
2-Mbit (256K x 8) Static RAM

Functional Description

The CY62138F is a high performance CMOS static RAM
organized as 256K words by 8 bits. This device features
advanced circuit design to provide ultra low active current.
This is ideal for providing More Battery Life™ (MoBL
portable applications such as cellular telephones. The device
also has an automatic power down feature that significantly
reduces power consumption when addresses are not toggling.
Placing the device into standby mode reduces power
consumption by more than 99% when deselected (CE
or CE
LOW).
2
To write to the device, take Chip Enable (CE
HIGH) and Write Enable (WE) inputs LOW. Data on the eight
IO pins (IO
through IO
) is then written into the location
0
7
specified on the address pins (A
To read from the device, take Chip Enable (CE
HIGH) and output enable (OE) LOW while forcing Write
Enable (WE) HIGH. Under these conditions, the contents of
the memory location specified by the address pins appear on
the IO pins.
The eight input and output pins (IO
in a high impedance state when the device is deselected (CE
HIGH or CE
LOW), the outputs are disabled (OE HIGH), or
2
during a write operation (CE
LOW).
POWER
DOWN
http://www.cypress.com.
,
•
San Jose
CA 95134-1709
CY62138F MoBL
[1]
®
) in
HIGH
1
LOW and CE
1
through A
).
0
17
LOW and CE
1
through IO
) are placed
0
7
LOW and CE
HIGH and WE
1
2
IO 0
IO 1
IO 2
IO 3
IO 4
IO 5
IO 6
IO 7
•
408-943-2600
Revised March 26, 2007
®
2
2
1
[+] Feedback