Yamaha DSP-A595a Service-Handbuch - Seite 37
Blättern Sie online oder laden Sie pdf Service-Handbuch für Verstärken Yamaha DSP-A595a herunter. Yamaha DSP-A595a 44 Seiten.
Q Q
3 7 6 3 1 5 1 5 0
IC6 : AK4526A-VQ (CODEC AD/DA)
20 bit 6 channel A/D, D/A Converter
SDOS
1
33
VREFL
OCKS
2
32
RIN+
3
31
M/S
RIN–
BICK
4
30
LIN+
LRCK
5
29
LIN–
TOP VIEW
SDTI1
6
28
ROUT1
SDTI2
7
27
LOUT1
SDTI3
8
26
ROUT2
SDTO
9
25
LOUT2
DAUX
10
24
ROUT3
DFS
11
23
LOUT3
Pin
Pin
I/O
Function
No.
Name
T E
1
SDOS
I
L
Connected to ground (digital)
1 3 9 4 2 2 9 6 5 1 3
2
OCKS
I
Connected to ground (digital)
3
M/S
I
Connected to ground (digital)
Audio serial data clock,
4
BICK
I/O
bit clock input from Main µ-COM
Input/Output channel clock,
5
LRCK
I/O
word clock input from Main µ-COM
6
SDTI1
I
DAC Audio serial data input 1-3,
7
SDTI2
I
PCM input from AC3D2av
8
SDTI3
I
Audio serial data output,audio
9
SDTO
O
data for DIR2
10
DAUX
I
Connected to ground (digital)
11
DFS
I
Connected to ground (digital)
12
DEM1
I
Connected to ground (digital)
13
DEM0
I
14
MCKO
O
Unconnected
15
DVDD
Power supply (digital)
16
DVSS
Ground (digital)
17
/RD
I
Power down and reset, initial clear
from Sub µ-COM
18
XTS
I
Connected to ground (analog)
19
ICKS1
I
Connected to ground (analog)
20
ICKS0
I
Connected to ground (analog)
w w w
21
CAD1
I
Connected to ground (analog)
22
CAD0
I
Connected to ground (analog)
.
http://www.xiaoyu163.com
LIN+
30
Audio
ADC
HPF
I/F
LIN–
29
Clock Gen.
1/2
RIN+
32
ADC
HPF
MCLK
RIN–
31
LOUT1
VR
LPF
DAC
27
LRCK
ROUT1
28
VR
LPF
DAC
BICK
DEM
SDOUT
LOUT2
25
VR
LPF
DAC
SDIN1
SDIN2
ROUT2
26
VR
LPF
DAC
SDIN3
LOUT2
23
VR
LPF
DAC
ROUT3
24
VR
LPF
DAC
Pin
Pin
I/O
Function
No.
Name
23
LOUT3
O
Lch analog output 3, for CENTER
24
ROUT3
O
Rch analog output 3, for LFE
25
LOUT2
O
Lch analog output 2, for REAR
26
ROUT2
O
Rch analog output 2, for REAR
27
LOUT1
O
Lch analog output 1, for FRONT
28
ROUT1
O
Rch analog output 1, for FRONT
29
LIN–
I
Lch analog negative input, from MAIN
30
LIN+
I
Lch analog positive input, from MAIN
31
RIN–
I
Rch analog negative input, from MAIN
32
RIN+
I
Rch analog positive input, from MAIN
33
VREFL
I
Connected to ground (analog)
34
VCOM
O
Common voltage output
35
VREFH
I
Connected to power supply (analog)
36
AVDD
Power supply (analog)
37
AVSS
Ground (analog)
38
XTI
Unconnected
External master clock input, FsX256
39
MCKI
I
Bit clock from DIR2
40
P/S
I
Connected to ground (digital)
Chip select in serial mode, chip enable
41
/CS
I
from Sub µ-COM
Control data clock in serial mode,
42
CCLK
I
clock from Sub µ-COM
Control data input in serial mode,
43
CDTI
I
Tramsmit data from Sub µ-COM
44
CDTO
O
Unconnected
x
a o
u 1 6 3
y
i
http://www.xiaoyu163.com
8
DISPLAY DATA
V800 : 16-BT-59GK (V2421800)
LRCK
5
• PIN CONNECTION
4
BICK
10
DAUX
Pin No.
DEM0
1
2
3
13
DEM1
12
DFS
11
CONNECTION
F1
F1
NP
1
SDOS
Pin No.
26
27
28
SDTO
9
CONNECTION
P8
P7
P6
6
SDTI1
7
SDTI2
Pin No.
51
52
53
8
SDTI3
CONNECTION
5G
4G
3G
• GRID ASSIGNMENT
Q
Q
3
7
6
3
1
• ANODE CONNECTION
16G
15G
14G
13G
P1
1a
a
1a
a
P2
1b
b
1b
b
P3
1c
c
1c
c
P4
1d
d
1d
d
P5
1e
e
1e
e
P6
1f
f
1f
f
P7
1g
g
1g
g
P8
1h
h
1h
h
P9
1j
j
1j
j
P10
1k
k
1k
k
P11
1m
m
1m
m
P12
1n
n
1n
n
P13
1p
p
1p
p
P14
1r
r
1r
r
P15
–
–
(Left)
P16
2a
2a
(Right)
c o
P17 2b,2c
2b
B1
(PTY)
P18
2d
2c
B2
.
P19 2e,2f
2d
B3
(RT)
P20
2g
2e
B4
P21 2j,2p
2f
B5
(CT)
P22
2m
2g
S3
30
2
4
9
9
8
y
1
PATTERN AREA
4
5
6
7
8
9
10
11
12
13
14
15
16
NP
NC
NC
NC
NC
NC
NC
NC
P22
P21
P20
P19
P18
P17
29
30
31
32
33
34
35
36
37
38
39
40
41
P5
P4
P3
P2
P1
IC
NP
Fd
Fd
NP
IC
16G
15G
14G
54
55
56
57
58
59
60
61
62
63
64
65
NOTE 1) F1, F2 ........ Filament
2G
1G
NC
NC
NC
NC
NC
NC
NP
NP
F2
F2
5
1
5
0
8
9
2
4
9
7G
12G
11G
10G
9G
8G
~5G
a
a
a
a
a
a
b
b
b
b
b
b
c
c
c
c
c
c
d
d
d
d
d
d
e
e
e
e
e
e
f
f
f
f
f
f
g
g
g
g
g
g
h
h
h
h
h
h
j
j
j
j
j
j
k
k
k
k
k
k
m
m
m
m
m
m
n
n
n
n
n
n
p
p
p
p
p
p
r
r
r
r
r
r
t
t
t
t
m
–
–
–
–
–
–
–
–
–
S1
–
S2
–
–
–
(PS)
–
–
–
DSP-A595a
2
9
9
17
18
19
20
21
22
23
24
25
P16
P15
P14
P13
P12
P11
P10
P9
42
43
44
45
46
47
48
49
50
13G
12G
11G
10G
9G
8G
7G
6G
2) NP .............. No pin
3) NC .............. No connection
4) DL .............. Datum Line
5) 1G~16G ..... Grid
6) IC ............... Internal connection
7) Fd terminals are to be supplied
through 51kΩ from Ec.
8
2
9
9
4G
3G
2G
1G
a
a
a
a
b
b
b
b
c
c
c
c
d
d
d
d
e
e
e
e
f
f
f
f
g
g
g
g
h
h
h
h
j
j
j
j
k
k
k
k
m
m
m
m
n
n
n
n
p
p
p
p
r
r
r
r
t
t
t
t
–
–
–
–
–
–
–
–
–
–
–
–
–
–
–
–
–
–
31