Cypress Semiconductor CY7C1344H Scheda tecnica - Pagina 10
Sfoglia online o scarica il pdf Scheda tecnica per Hardware del computer Cypress Semiconductor CY7C1344H. Cypress Semiconductor CY7C1344H 15. Cypress 2-mbit (64k x 36) flow-through sync sram specification sheet
Stampa la paginaTiming Diagrams
[16]
Read Cycle Timing
CLK
t
CH
t ADS
t ADH
ADSP
ADSC
t AS
t AH
A1
ADDRESS
GW, BWE,BW
[A:D]
t CES
t CEH
CE
ADV
OE
t OEV
t CLZ
Data Out (Q)
High-Z
t CDV
Note:
16. On this diagram, when CE is LOW, CE
Document #: 001-00211 Rev. *B
t CYC
t CL
t ADS
t ADH
A2
t
t
WES
WEH
t
t
ADVH
ADVS
t CDV
t OELZ
t OEHZ
t DOH
Q(A2)
Q(A2 + 1)
Q(A1)
Single READ
is LOW, CE
is HIGH and CE
1
2
3
ADV suspends burst.
Q(A2 + 2)
Q(A2 + 3)
BURST
READ
DON'T CARE
UNDEFINED
is LOW. When CE is HIGH, CE
is HIGH or CE
1
CY7C1344H
Deselect Cycle
t CHZ
Q(A2)
Q(A2 + 1)
Q(A2 + 2)
Burst wraps around
to its initial state
is LOW or CE
is HIGH.
2
3
Page 10 of 15
[+] Feedback