- ページ 7
マザーボード Digilent NetFPGA-SUMEのPDF リファレンス・マニュアルをオンラインで閲覧またはダウンロードできます。Digilent NetFPGA-SUME 20 ページ。
ページを印刷する
NetFPGA-SUME™ Reference Manual
Additionally, the LTC2974 can margin and trim up to four output voltages using a 10-bit DAC, allowing for more
precise output voltages.
Figure 7 depicts the connections between the two LTC2974s, as well as the signals that are used to control the
power on and off sequence. When the input voltage (VCC12V0) exceeds 10 volts, the LTC2974s will perform a
power on sequence when the power switch (SW1) is placed in the "ON" position. When a power on sequence is
performed, the rails come up in the following order:
1. VCC1V0
2. VCC1V8
3. VCC2V0
4. MGTAVCC
5. MGTAVTT
6. VCC3V3
7. VCC1V5, QDRVTT, and DDRVTT
8. MGTVAUX
Copyright Digilent, Inc. All rights reserved.
Other product and company names mentioned may be trademarks of their respective owners.
Figure 7. LTC2974 sequencer and supervisor.
Page 7 of 18