- ページ 12
コンピュータ・ハードウェア Cypress Semiconductor CY7C1223HのPDF 仕様書をオンラインで閲覧またはダウンロードできます。Cypress Semiconductor CY7C1223H 17 ページ。 Cypress 2-mbit (128k x 18) pipelined dcd sync sram specification sheet
ページを印刷するSwitching Waveforms
[16, 17]
Write Timing
CLK
t CH
t ADS
t ADH
ADSP
ADSC
t AS
t AH
ADDRESS
A1
Byte write signals are ignored for first cycle when
ADSP initiates burst
BWE,
BW
[A:B]
GW
t CES
t CEH
CE
ADV
OE
High-Z
Data in (D)
t
OEHZ
Data Out (Q)
BURST READ
Note:
17. Full width write can be initiated by either GW LOW; or by GW HIGH, BWE LOW and BW
Document #: 38-05674 Rev. *B
(continued)
t CYC
t CL
t ADS
t ADH
A2
t
t
DS
DH
D(A2)
D(A1)
Single WRITE
DON'T CARE
ADSC extends burst
t WES
t WEH
ADV suspends burst
D(A2 + 1)
D(A2 + 1)
D(A2 + 2)
D(A2 + 3)
BURST WRITE
UNDEFINED
LOW.
[A:B]
CY7C1223H
t ADS
t ADH
A3
t WES
t WEH
t ADVS
t ADVH
D(A3)
D(A3 + 1)
D(A3 + 2)
Extended BURST WRITE
Page 12 of 16
[+] Feedback