- ページ 13
コンピュータ・ハードウェア Cypress Semiconductor CY7C1223HのPDF 仕様書をオンラインで閲覧またはダウンロードできます。Cypress Semiconductor CY7C1223H 17 ページ。 Cypress 2-mbit (128k x 18) pipelined dcd sync sram specification sheet
ページを印刷するSwitching Waveforms
[16, 18, 19]
Read/Write Timing
t CYC
CLK
t CH
t ADS
t ADH
ADSP
ADSC
t AS
t AH
ADDRESS
A1
A2
BWE, BW
[A:B]
t CES
t CEH
CE
ADV
OE
Data In (D)
High-Z
t CLZ
Data Out (Q)
High-Z
Back-to-Back READs
Notes:
18. The data bus (Q) remains in High-Z following a Write cycle, unless a new read access initiated by ADSC or ADSP.
19. GW is HIGH.
Document #: 38-05674 Rev. *B
(continued)
t CL
A3
t WES
t WEH
t DS
t DH
t CO
D(A3)
t OEHZ
Q(A1)
Q(A2)
Single WRITE
DON'T CARE
A4
t OELZ
Q(A4)
Q(A4+1)
BURST READ
UNDEFINED
CY7C1223H
A5
A6
D(A5)
D(A6)
Q(A4+2)
Q(A4+3)
Back-to-Back
WRITEs
Page 13 of 16
[+] Feedback