Avnet Zynq Mini-ITX 매뉴얼 - 페이지 3

{카테고리_이름} Avnet Zynq Mini-ITX에 대한 매뉴얼을 온라인으로 검색하거나 PDF를 다운로드하세요. Avnet Zynq Mini-ITX 11 페이지. Development board arm pjtag interface

Reference Design Block Diagram

The following figure shows a high-level block diagram of the reference design. The

reference design is intended to show how to connect the ARM DSTREAM debug adapter

to the Zynq Mini-ITX board via the ARM PJTAG port.

The ARM PJTAG port is NOT connected to the Zynq dedicated PJTAG pins on the Zynq

Mini-ITX board, it is connected to the Zynq PL pins (referred to as EMIO pins). So, prior

to connecting the ARM DSTREAM debug adapter to the Zynq Mini-ITX board, a design

that connects the ARM PJTAG port to the ARM processor via the PL pins must be must

be loaded in to the Zynq device. This reference design implements the connection of the

ARM PJTAG port to the ARM processor via the PL pins. Users can use the steps taken in

this design to include the ARM PJTAG interface in their own design running on the

Avnet Zynq Mini-ITX board.

Figure 1 – Reference Design Block Diagram